STM32W108CB STMicroelectronics, STM32W108CB Datasheet - Page 86

no-image

STM32W108CB

Manufacturer Part Number
STM32W108CB
Description
High-performance, IEEE 802.15.4 wireless system-on-chip with embedded Flash memory
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM32W108CB

Receive Current (w/ Cpu)
27 mA
Transmit Current (w/ Cpu, +3 Dbm Tx)
31 mA
Low Deep Sleep Current, With Retained Ram And Gpio
400 nA/800 nA with/without sleep timer
Standard Arm Debug Capabilities
Flash patch & breakpoint; data watchpoint & trace; instrumentation trace macrocell
Single Voltage Operation
2.1-3.6 V with internal 1.8 V and 1.25 V regulators

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM32W108CBT6
Manufacturer:
ST
0
Part Number:
STM32W108CBU6
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM32W108CBU61
Manufacturer:
ST
0
Part Number:
STM32W108CBU61TR
Manufacturer:
ST
0
Part Number:
STM32W108CBU63
Manufacturer:
ST
0
Part Number:
STM32W108CBU63TR
Manufacturer:
ST
0
Part Number:
STM32W108CBU63TR
Manufacturer:
ST
Quantity:
20 000
Part Number:
STM32W108CBU64
Manufacturer:
ST
Quantity:
2 330
Part Number:
STM32W108CBU64TR
Manufacturer:
IDT
Quantity:
5 803
Part Number:
STM32W108CBU64TR
Manufacturer:
ST
Quantity:
20 000
Serial interfaces
9.5.1
Note:
9.5.2
86/232
Setup and configuration
The I
operates only in master mode and supports both Standard (100 kbps) and Fast (400 kbps)
I
supported.
The I
generator. SCL is produced by dividing down 12 MHz according to this equation:
EXP is the value written to the SCx_RATEEXP register and LIN is the value written to the
SCx_RATELIN register.
Standard-Mode I
Table 47.
At 400 kbps, the Philips I
1.3 µs, but on the STM32W108 it is 1.25 µs. If a slave device requires strict compliance with
SCL timing, the clock rate must be lowered to 375 kbps.
Constructing frames
The I
SC_TWISTART, SC_TWISTOP, SC_TWISEND, and SC_TWIRECV bits in the
SCx_TWICTRL1 registers.
2
C modes. Address arbitration is not implemented, so multiple master applications are not
2
2
2
C controller is enabled by writing 3 to the SCx_MODE register. The I
C master controller's serial clock (SCL) is produced by a programmable clock
C master controller supports generating various frame segments by means of the
Clock rate
100 kbps
375 kbps
400 kbps
I
2
C clock rate programming
2
C (100 kbps) and Fast-Mode I
STM32W108HB STM32W108CC STM32W108CB STM32W108CZ
I2C clock rate programming on page 86
2
C Bus specification requires the minimum low period of SCL to be
Figure 48
Doc ID 16252 Rev 13
Rate
summarizes these frames.
=
SCx_RATELIN
---------------------------------------- -
(
LIN
14
15
14
12MHz
+
2
C (400 kbps) operation.
1
)x2
EXP
shows the rate settings for
SCx_RATEEXP
2
C controller
3
1
1

Related parts for STM32W108CB