STM32F217IG STMicroelectronics, STM32F217IG Datasheet - Page 41

• Manufacturer Part Number: STM32F217IG
• Description: High-performance ARM Cortex-M3 MCU with 1 Mbyte Flash, 120 MHz CPU, ART Accelerator, Ethernet, HW crypto
• Manufacturer: STMicroelectronics

Specifications of STM32F217IG

• 10/100 Ethernet Mac With Dedicated Dma: supports IEEE 1588v2 hardware, MII/RMII

STM32F215xx, STM32F217xx
Table 5.
10 17 28 34 M4
11 18 29 35 M5
12 20 31 37 M1
13 22 33 39 R1
14 23 34 40 N3
15 24 35 41 N2
16 25 36 42 P2
17 26 37 47 R2
8
9
-
-
-
-
-
-
-
15 26 32 M2
16 27 33 M3
19 30 36
21 32 38 P1
-
-
-
-
-
Pins
-
-
-
-
-
STM32F21x pin and ball definitions (continued)
43 F4
44 G4
45 H4
46
-
N1
J4
-
PA0
Pin name
(7)
V
PC0
PC1
PC2
PC3
V
PA1
PA2
PA3
V
V
V
PH2
PH3
PH4
PH5
DD_12
-WKUP
REF+
REF-
SSA
DDA
(6)
(6)
(6)
(6)
(6)
(6)
(6)
(6)
I/O FT
I/O FT
I/O FT
I/O FT
I/O FT
I/O FT
I/O FT
I/O FT
I/O FT
I/O FT
I/O FT
I/O FT
Doc ID 17050 Rev 6
S
S
S
S
S
(after reset)
PA0-WKUP
function
V
V
V
V
Main
V
PC0
PC1
PC2
PC3
PH2
PH3
PH4
PH5
DD_12
PA1
PA2
PA3
REF+
REF-
SSA
DDA
(3)
USART2_RTS / UART4_RX/
ETH_MII_CRS/ EVENTOUT
ETH_MII_COL/ EVENTOUT
ETH_MII_COL/ EVENTOUT
USART2_CTS/ UART4_TX/
USART2_RX/TIM5_CH4 /
USART2_TX/TIM5_CH3 /
ETH_MDIO/ EVENTOUT
TIM9_CH1 / TIM2_CH3 /
TIM9_CH2 / TIM2_CH4 /
ETH_MDC/ EVENTOUT
TIM5_CH1 / TIM8_ETR/
TIM5_CH2 / TIM2_CH2/
SPI2_MOSI / I2S2_SD /
I2C2_SDA/ EVENTOUT
ETH_RMII_REF_CLK /
OTG_HS_ULPI_NXT /
OTG_HS_ULPI_DIR /
OTG_HS_ULPI_NXT/
OTG_HS_ULPI_STP/
OTG_HS_ULPI_D0 /
Alternate functions
ETH_MII_RX_CLK /
ETH_MII_TX_CLK/
TIM2_CH1_ETR/
ETH_MII_TXD2/
ETH_MII_CRS /
SPI2_MISO /
EVENTOUT
EVENTOUT
EVENTOUT
EVENTOUT
EVENTOUT
EVENTOUT
I2C2_SCL /
Pinouts and pin description
ADC123_IN0/
ADC123_IN1
ADC123_IN2
ADC123_IN3
functions
ADC123_
ADC123_
ADC123_
ADC123_
WKUP
Other
IN10
IN11
IN12
IN13
41/168