ADUC7028 Analog Devices, ADUC7028 Datasheet - Page 11

• Manufacturer Part Number: ADUC7028
• Manufacturer: Analog Devices

Specifications of ADUC7028

• Mcu Core: ARM7 TDMI
• Mcu Speed (mips): 40
• Flash (kbytes): 62Bytes
• Sram (bytes): 8192Bytes
• Gpio Pins: 40
• Adc # Channels: 8

Table 4. I
Parameter
t
t
t
t
t
t
t
t
t
t
t
1
Table 5. I
Parameter
t
t
t
t
t
t
t
t
t
t
1
L
H
SHD
DSU
DHD
RSU
PSU
BUF
R
F
SUP
L
H
SHD
DSU
DHD
RSU
PSU
BUF
R
F
t
t
HCLK
HCLK
depends on the clock divider or CD bits in the PLLCON MMR. t
depends on the clock divider or CD bits in the PLLCON MMR. t
SDATA (I/O)
2
2
SCLK (I)
C Timing in Fast Mode (400 kHz)
C Timing in Standard Mode (100 kHz)
t
PSU
Description
SCLOCK low pulse width
SCLOCK high pulse width
Start condition hold time
Data setup time
Data hold time
Setup time for repeated start
Stop condition setup time
Bus-free time between a stop condition and a start condition
Rise time for both CLOCK and SDATA
Fall time for both CLOCK and SDATA
Pulse width of spike suppressed
Description
SCLOCK low pulse width
SCLOCK high pulse width
Start condition hold time
Data setup time
Data hold time
Setup time for repeated start
Stop condition setup time
Bus-free time between a stop condition and a start condition
Rise time for both CLOCK and SDATA
Fall time for both CLOCK and SDATA
CONDITION
STOP
P
t
BUF
CONDITION
START
S
t
DSU
t
SHD
1
1
1
1
MSB
1
Figure 5. I
t
DHD
HCLK
HCLK
2–7
= t
= t
2
Rev. D | Page 11 of 96
C Compatible Interface Timing
UCLK
UCLK
/2
/2
t
t
CD
CD
H
L
; see Figure 57.
; see Figure 57.
LSB
8
t
SUP
ADuC7019/20/21/22/24/25/26/27/28/29
t
DSU
t
SUP
ACK
9
t
RSU
t
DHD
Min
200
100
300
100
0
100
100
1.3
Min
4.7
4.0
4.0
250
0
4.7
4.0
4.7
REPEATED
START
S(R)
Slave
Slave
Max
300
300
50
Max
3.45
1
300
t
F
Master
Typ
1360
1140
740
400
MSB
400
200
t
F
1
Master
Typ
t
R
t
R
Unit
μs
ns
μs
ns
μs
μs
μs
μs
μs
ns
Unit
ns
ns
ns
ns
ns
ns
ns
μs
ns
ns
ns