AD5060 Analog Devices, AD5060 Datasheet - Page 16

• Manufacturer Part Number: AD5060
• Manufacturer: Analog Devices

Specifications of AD5060

• Resolution (bits): 16bit
• Dac Update Rate: 250kSPS
• Dac Settling Time: 4µs
• Max Pos Supply (v): +5.5V
• Single-supply: Yes
• Dac Type: Voltage Out
• Dac Input Format: Ser,SPI

AD5040/AD5060
The AD5040 input shift register is 16 bits wide; see Figure 42.
PD1 and PD0 are control bits that control the operating mode
of the part—normal mode or any one of two power-down
modes (see Power-Down Modes section for more detail). The
next 14 bits are the data bits. These are transferred to the DAC
register on the 16th falling edge of SCLK.
SYNC Interrupt
In a normal write sequence for the AD5060, the SYNC line is
kept low for at least 24 falling edges of SCLK, and the DAC is
updated on the 24th falling edge. However, if SYNC is brought
high before the 24th falling edge, the write sequence is
interrupted. The shift register is reset and the write sequence is
considered invalid. Neither an update of the DAC register
contents nor a change in the operating mode occurs; see
43
is kept low for at least 16 falling edges of SCLK, and the DAC is
updated on the 16th falling edge. However, if SYNC is brought
high before the 16th falling edge, the write sequence is
interrupted. The shift register is reset and the write sequence is
considered invalid. Neither an update of the DAC register
contents nor a change in the operating mode occurs.
. In a normal write sequence for the AD5040, the
SCLK
SYNC
DIN
SYNC HIGH BEFORE 24
DB23
INVALID WRITE SEQUENCE:
PD1
TH
FALLING EDGE
PD0
DB0
DB13 (MSB)
D13
0
0
1
0
1
0
D12
NORMAL OPERATION
3-STATE
100kΩ TO GND
Figure 42. AD5040 Input Register Content
Figure 43. AD5060 SYNC Interrupt Facility
SYNC line
D11
D10
Figure
Rev. A | Page 16 of 24
D9
POWER-DOWN MODES
D8
DATA BITS
D7
POWER-ON RESET
The AD5040 and AD5060 both contain a power-on reset
circuit that controls the output voltage during power-up. The
DAC register is filled with the zero-scale code or midscale code
and the output voltage is set to zero scale or midscale (see the
Ordering Guide for more details on the reset model). It remains
there until a valid write sequence is made to the DAC. This is
useful in applications where it is important to know the output
state of the DAC while it is in the process of powering up.
SOFTWARE RESET
The AD5060 device can be put into software reset by setting all
bits in the DAC register to 1; this includes writing 1s to Bit D23
and Bit D16, which is not the normal mode of operation. For
the AD5040 this includes writing 1s to Bit D15 and Bit D14,
which is also not the normal mode of operation. Note that the
SYNC interrupt command cannot be performed if a software
reset command is started in the AD5040 or AD5060.
D6
VALID WRITE SEQUENCE, OUTPUT UPDATES
D5
DB23
D4
ON THE 24
D3
D2
TH
FALLING EDGE
D1
DB0 (LSB)
D0
DB0