AD5755 Analog Devices, AD5755 Datasheet - Page 27

no-image

AD5755

Manufacturer Part Number
AD5755
Description
Quad Channel, 16-Bit, Serial Input,
Manufacturer
Analog Devices
Datasheet

Specifications of AD5755

Resolution (bits)
16bit
Dac Update Rate
91kSPS
Dac Settling Time
11µs
Max Pos Supply (v)
+33V
Single-supply
No
Dac Type
I or V Out
Dac Input Format
SPI

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD5755-1ACPZ-REEL7
Manufacturer:
AD
Quantity:
201
Part Number:
AD5755ACPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD5755ACPZ-REEL7
Manufacturer:
TOSHIBA
Quantity:
11
Data Sheet
TERMINOLOGY
Relative Accuracy or Integral Nonlinearity (INL)
For the DAC, relative accuracy, or integral nonlinearity, is a
measure of the maximum deviation, in LSBs, from the best fit
line through the DAC transfer function. A typical INL vs. code
plot is shown in Figure 8.
Differential Nonlinearity (DNL)
Differential nonlinearity (DNL) is the difference between the
measured change and the ideal 1 LSB change between any two
adjacent codes. A specified differential nonlinearity of ±1 LSB
maximum ensures monotonicity. This DAC is guaranteed
monotonic by design. A typical DNL vs. code plot is shown in
Figure 9.
Monotonicity
A DAC is monotonic if the output either increases or remains
constant for increasing digital input code. The AD5755 is
monotonic over its full operating temperature range.
Negative Full-Scale Error/Zero-Scale Error
Negative full-scale error is the error in the DAC output voltage
when 0x0000 (straight binary coding) is loaded to the DAC
register.
Zero-Scale TC
This is a measure of the change in zero-scale error with a change in
temperature. Zero-scale error TC is expressed in ppm FSR/°C.
Bipolar Zero Error
Bipolar zero error is the deviation of the analog output from the
ideal half-scale output of 0 V when the DAC register is loaded
with 0x8000 (straight binary coding).
Bipolar Zero TC
Bipolar zero TC is a measure of the change in the bipolar zero
error with a change in temperature. It is expressed in ppm
FSR/°C.
Offset Error
In voltage output mode, offset error is the deviation of the
analog output from the ideal quarter-scale output when in
bipolar output ranges and the DAC register is loaded with
0x4000 (straight binary coding).
In current output mode, offset error is the deviation of the
analog output from the ideal zero-scale output when all DAC
registers are loaded with 0x0000.
Gain Error
This is a measure of the span error of the DAC. It is the devia-
tion in slope of the DAC transfer characteristic from the ideal,
expressed in % FSR.
Gain TC
This is a measure of the change in gain error with changes in
temperature. Gain TC is expressed in ppm FSR/°C.
Rev. A | Page 27 of 52
Full-Scale Error
Full-scale error is a measure of the output error when full-scale
code is loaded to the DAC register. Ideally, the output should be
full-scale − 1 LSB. Full-scale error is expressed in percent of
full-scale range (% FSR).
Full-Scale TC
Full-scale TC is a measure of the change in full-scale error with
changes in temperature and is expressed in ppm FSR/°C.
Total Unadjusted Error
Total unadjusted error (TUE) is a measure of the output error
taking all the various errors into account, including INL error,
offset error, gain error, temperature, and time. TUE is expressed
in % FSR.
DC Crosstalk
This is the dc change in the output level of one DAC in response
to a change in the output of another DAC. It is measured with a
full-scale output change on one DAC while monitoring another
DAC, which is at midscale.
Current Loop Compliance Voltage
The maximum voltage at the I
current is equal to the programmed value.
Voltage Reference Thermal Hysteresis
Voltage reference thermal hysteresis is the difference in output
voltage measured at +25°C compared to the output voltage
measured at +25°C after cycling the temperature from +25°C to
−40°C to +105°C and back to +25°C. The hysteresis is specified
for the first and second temperature cycles and is expressed in ppm.
Output Voltage Settling Time
Output voltage settling time is the amount of time it takes for
the output to settle to a specified level for a full-scale input
change. Plots of settling time are shown in Figure 23, Figure 49,
and Figure 50.
Slew Rate
The slew rate of a device is a limitation in the rate of change of
the output voltage. The output slewing speed of a voltage-
output digital-to-analog converter is usually limited by the slew
rate of the amplifier used at its output. Slew rate is measured
from 10% to 90% of the output signal and is given in V/μs.
Power-On Glitch Energy
Power-on glitch energy is the impulse injected into the analog
output when the AD5755 is powered on. It is specified as the area
of the glitch in nV-sec. See Figure 28 and Figure 46.
Digital-to-Analog Glitch Impulse
Digital-to-analog glitch impulse is the impulse injected into the
analog output when the input code in the DAC register changes
state, but the output voltage remains constant. It is normally
specified as the area of the glitch in nV-sec and is measured
when the digital input code is changed by 1 LSB at the major
carry transition (~0x7FFF to 0x8000). See Figure 25.
OUT_x
pin for which the output
AD5755

Related parts for AD5755