AD6654 Analog Devices, AD6654 Datasheet - Page 73
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
AD6654
Manufacturer Part Number
AD6654
Description
14-Bit, 92.16 MSPS, 4 & 6-Channel Wideband IF to Base Band Receiver
Manufacturer
Analog Devices
Datasheet
1.AD6654.pdf
(88 pages)
Specifications of AD6654
Resolution (bits)
14bit
# Chan
1
Sample Rate
92.16MSPS
Interface
Par
Analog Input Type
Diff-Uni
Adc Architecture
Subranging
Pkg Type
BGA,CSP
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD6654BBC
Manufacturer:
AD
Quantity:
13 888
Company:
Part Number:
AD6654BBC
Manufacturer:
ADI
Quantity:
280
Company:
Part Number:
AD6654BBC
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD6654BBC
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD6654BBCZ
Manufacturer:
ADI
Quantity:
853
Company:
Part Number:
AD6654BBCZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Company:
Part Number:
AD6654CBC
Manufacturer:
ADI
Quantity:
283
Company:
Part Number:
AD6654CBC
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD6654CBC
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD6654CBCZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD6654CBCZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD6654XBC
Manufacturer:
ADI
Quantity:
284
Part Number:
AD6654XBCZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Table 28. Memory Map
8-Bit Hex
Address
0x03
0x07
0x0B
ADC Input Port Register Map— Addresses 0x0C to 0x57
0x0F
0x13
0x4B
0x4F
0x53
0x57
Channel Register Map—Addresses 0x68 to 0xBB
0x6B
0x6F
0x73
0x77
0x7B
0x7F
0x83
0x87
0x8B
0x8F
0x93
0x97
0x9B
0x9F
0xA3
0xA7
0xAB
0xAF
0xB3
0xB7
0xBB
Output Port Register Map—Addresses 0xBC to 0xE7
0xBF
0xC3
0xC7
0xCB
0xCF
0xD3
0xD7
0xDB
0xDF
0xE3
0xE7
Byte 3
Open <7:6>, Channel
Enable <5:0>
Open <15:11>, Reserved <10:0> (default 0x06FC)
Interrupt Mask <15:0>
ADC Input Control <31:0>
Open <15:0>
ADC Gain Control <7:0>
Open <7:0>
Open <7:5>, ADC Signal
Monitor <4:0>
Open <15:10>, ADC Lower Threshold <9:0>
Open <15:0>
NCO Start Hold-Off Counter <15:0>
NCO Frequency <31:0> (default 0x0000 0000)
Open <15:0>
Open <7:1>, CIC Bypass <0>
Open <15:0>
Open <7:6>, MRCF
Coefficient 3 <5:0>
Open <7:6>, MRCF
Coefficient 7 <5:0>
Open <15:13>, DRCF Control Register <12:0>
Open <15:0>
Open<15:0>
Open <15:13>, CRCF Control Register <12:0>
Open <15:0>
Open <7:0>
Open <15:11>, AGC Control Register <10:0>
Open <15:12>, AGC Update Decimation <11:0>
Open <15:12>, AGC Error Threshold <11:0>
Open <7:0>
Open <7:0>
Open <7:0>
Open <15:0>
Open <7:0>
Open <15:0>
AGC0, I Output <15:0> (read only)
AGC1, I Output <15:0> (read only)
AGC2, I Output <15:0> (read only)
AGC3, I Output <15:0> (read only)
AGC4, I Output <15:0> (read only)
AGC5, I Output <15:0> (read only)
Open <15:12>, AGC0 RSSI Output <11:0> (read only)
Open <15:12>, AGC2 RSSI Output <11:0> (read only)
Open <15:12>, AGC4 RSSI Output <11:0> (read only)
Byte 2
Open <7:6>, Channel I/O
Access Control <5:0>
ADC CLK Control <15:0> (default 0x0000)
Open <23:20>, ADC Dwell Timer <19:0>
ADC Power Monitor Period <23:0>
ADC Power Monitor Output <23:0>
Open <7:5>, CIC
Decimation <4:0>
Open <7:6>, MRCF
Coefficient 2 <5:0>
Open <7:6>, MRCF
Coefficient 6 <5:0>
Open <23:20>, CRCF Coefficient Memory <19:0>
AGC Desired Level <7:0>
BIST I Path Signature Register <23:0> (read only)
BIST Q Path Signature Register <23:0> (read only)
Parallel Port Output Control <23:0>
Rev. 0 | Page 73 of 88
Byte 1
Chip I/O Access Control
<7:0> (default 0x00)
Soft Synchronization
Configuration <7:0>
Interrupt Status <15:0> (read only, default 0x00)
Open <15:10>, ADC Upper Threshold <9:0>
Open <15:9>, NCO Control <8:0>
NCO Frequency Hold-Off Counter <15:0>
NCO Phase Offset <15:0> (default 0x0000)
Open <7:5>, CIC Scale
Factor <4:0>
Open <15:13>, MRCF Control <12:0>
Open <7:6>, MRCF
Coefficient 1 <5:0>
Open <7:6>, MRCF
Coefficient 5 <5:0>
Open <7:6>, DRCF
Coefficient Offset <5:0>
Open <7:6>, DRCF Final
Address <5:0>
Open<15:14>, DRCF Coefficient Memory <13:0>
Open <7:6>, CRCF
Coefficient Offset <5:0>
Open <7:6>, CRCF Final
Address <5:0>
AGC Hold-Off Register <15:0>
Open <15:12>, AGC Signal Gain <11:0>
Open <7:6>, AGC Average
Samples <5:0>
AGC Loop Gain2 <7:0>
BIST Control <15:0>
Open <15:10>, Output Port Control <9:0>
AGC0, Q Output <15:0> (read only)
AGC1, Q Output <15:0> (read only)
AGC2, Q Output <15:0> (read only)
AGC3, Q Output <15:0> (read only)
AGC4, Q Output <15:0> (read only)
AGC5, Q Output <15:0> (read only)
Open <15:12>, AGC1 RSSI Output <11:0> (read only)
Open <15:12>, AGC3 RSSI Output <11:0> (read only)
Open <15:12>, AGC5 RSSI Output <11:0> (read only)
Byte 0
Open <7:0>
Pin Synchronization
Configuration <7:0>
Open <7:4>, FIR-HB
Control <3:0>
Open <7:6>, MRCF
Coefficient 0 <5:0>
Open <7:6>, MRCF
Coefficient 4 <5:0>
Open <7>, DRCF Taps
<6:0>
Open <7:6>, DRCF Start
Address <5:0>
Open <7>, CRCF Taps
<6:0>
Open <7:6>, CRCF Start
Address <5:0>
AGC Pole Location <7:0>
AGC Loop Gain1 <7:0>
AD6654
8-Bit Hex
Address
0x00
0x04
0x08
0x0C
0x10
0x48
0x4C
0x50
0x54
0x68
0x6C
0x70
0x74
0x78
0x7C
0x80
0x84
0x88
0x8C
0x90
0x94
0x98
0x9C
0xA0
0xA4
0xA8
0xAC
0xB0
0xB4
0xB8
0xBC
0xC0
0xC4
0xC8
0xCC
0xD0
0xD4
0xD8
0xDC
0xE0
0xE4