AD7367-5 Analog Devices, AD7367-5 Datasheet - Page 26
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
AD7367-5
Manufacturer Part Number
AD7367-5
Description
True Bipolar Input, 14-Bit, 2-Channel, Simultaneous Sampling SAR ADC
Manufacturer
Analog Devices
Datasheet
1.AD7366-5.pdf
(28 pages)
Specifications of AD7367-5
Resolution (bits)
14bit
# Chan
2
Sample Rate
500kSPS
Interface
Ser,SPI
Analog Input Type
Diff-Bip,Diff-Uni
Ain Range
Bip 10V,Bip 5.0V,Uni 10V
Adc Architecture
SAR
Pkg Type
SOP
AD7366-5/AD7367-5
AD7366-5/AD7367-5 TO DSP563xx
The connection diagram in Figure 32 shows how the AD7366-5/
AD7367-5 can be connected to the enhanced synchronous
serial interface (ESSI) of the DSP563xx family of DSPs from
Motorola. There are two on-board ESSIs, and each is operated in
synchronous mode (Bit SYN = 1 in the CRB register) with
internally generated word length frame sync for both Tx and Rx
(Bit FSL1 = 0 and Bit FSL0 = 0 in the CRB register).
*ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 32. Interfacing the AD7366-5/AD7367-5 to the DSP563xx
AD7367-5*
AD7366-5/
CNVST
D
D
V
SCLK
BUSY
OUT
DRIVE
OUT
CS
A
B
SCK0
SCK1
SRD0
SRD1
SC02
SC12
IRQn
PBn
DSP563xx*
V
DD
Rev. A | Page 26 of 28
Normal operation of the ESSI is selected by making MOD = 0 in
the CRB register. Set the word length to 16 by setting Bit WL1 = 1
and Bit WL0 = 0 in the CRA register. The FSP bit in the CRB
register should be set to 1 so that the frame sync is negative.
In Figure 32, the serial clock is taken from the ESSI0 so the SCK0
pin must be set as an output (SCKD = 1) while the SCK1 pin is set
as an input (SCKD = 0). The frame sync signal is taken from SC02
on ESSI0, so SCD2 = 1, while on ESSI1, SCD2 = 0; therefore, SC12
is configured as an input. The V
AD7367-5 takes the same supply voltage as that of the DSP563xx.
This allows the ADC to operate at a higher voltage than its
serial interface and, therefore, the DSP563xx, if necessary.
DRIVE
pin of the AD7366-5/