SAM3N0B Atmel Corporation, SAM3N0B Datasheet - Page 214

• Manufacturer Part Number: SAM3N0B
• Manufacturer: Atmel Corporation

Figure 12-5. Software Reset
12.4.4.5
214
SRCMP in RSTC_SR
SAM3N
Write RSTC_CR
Watchdog Reset
if PROCRST=1
periph_nreset
if PERRST=1
if EXTRST=1
proc_nreset
(nrst_out)
RSTTYP
NRST
SLCK
MCK
No other software reset can be performed while the SRCMP bit is set, and writing any value in
RSTC_CR has no effect.
The Watchdog Reset is entered when a watchdog fault occurs. This state lasts 3 Slow Clock
cycles.
When in Watchdog Reset, assertion of the reset signals depends on the WDRPROC bit in
WDT_MR:
The Watchdog Timer is reset by the proc_nreset signal. As the watchdog fault always causes a
processor reset if WDRSTEN is set, the Watchdog Timer is always reset after a Watchdog
Reset, and the Watchdog is enabled by default and with a period set to a maximum.
When the WDRSTEN in WDT_MR bit is reset, the watchdog fault has no impact on the reset
controller.
• If WDRPROC is 0, the Processor Reset and the Peripheral Reset are asserted. The NRST
• If WDRPROC = 1, only the processor reset is asserted.
line is also asserted, depending on the programming of the field ERSTL. However, the
resulting low level on NRST does not result in a User Reset state.
Freq.
Any
Any
Resynch.
1 cycle
Processor Startup
= 2 cycles
XXX
EXTERNAL RESET LENGTH
8 cycles (ERSTL=2)
0x3 = Software Reset
11011A–ATARM–04-Oct-10