SAM7S128 Atmel Corporation, SAM7S128 Datasheet - Page 49
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
SAM7S128
Manufacturer Part Number
SAM7S128
Description
Manufacturer
Atmel Corporation
Specifications of SAM7S128
Flash (kbytes)
128 Kbytes
Pin Count
64
Max. Operating Frequency
55 MHz
Cpu
ARM7TDMI
Hardware Qtouch Acquisition
No
Max I/o Pins
32
Ext Interrupts
32
Usb Transceiver
1
Usb Speed
Full Speed
Usb Interface
Device
Spi
1
Twi (i2c)
1
Uart
3
Ssc
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
384
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
32
Self Program Memory
NO
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8/3.3
Operating Voltage (vcc)
3.0 to 3.6
Fpu
No
Mpu / Mmu
no / no
Timers
3
Output Compare Channels
3
Input Capture Channels
3
Pwm Channels
4
32khz Rtc
Yes
Calibrated Rc Oscillator
No
Revision History
6175JS–ATARM–28-Jul-11
Doc. Rev
6175AS
6175BS
6175CS
6175DS
6175ES
6175FS
Comments
First issue - Unqualified on Intranet
Corresponds to 6175A full datasheet approval loop.
Qualified on Intranet.
Section 8. “Memories” on page 18
Section 12. ”SAM7S Ordering Information”
“Features”,
Section 12. ”SAM7S Ordering Information”
Section 10.11 on page 40
“Features” on page
removed from USART.
Section 8. ”Memories”
Section 10. ”Peripherals”
Section 11. ”Package Drawings”
“ice_nreset” signals changed to” power_on_reset” in System Controller block diagrams,
page 27
Section 4. ”Package and Pinout”
Section 10.1 ”User
SYSIRQ changed to SYSC in “Peripheral Identifiers”
AT91SAM7S161 and AT91SAM7S16 added to product family
Features: Timer Counter, on
Summary,” on page
PIO, and in
Section 10.6 ”Two-wire
slave addressing, Modes for AT91SAM7S161/16
“One Two-wire Interface (TWI)” on page
Section 10.12 ”Analog-to-digital
INL, DNL ± values of LSB.
Section 8.8.3 ”Lock
Section 9.5 ”Debug
Section 6. ”I/O Lines
and
Table 1-1, “Configuration Summary,” on page
Section 10.9 ”Timer
Figure 9-2 on page
Interface”, User peripherals are mapped between 0xF000 0000 and 0xFFFF EFFF.
1, and global: AT91SAM7S512 added to series. Reference to Manchester Encoder
Regions”, locked-region’s erase or program command updated
Unit”, Chip ID updated.
3, footnote explains TC on AT91SAM7S32/16 has only two channels accessible via
Considerations”, JTAG Port Pin, Test Pin, Erase Pin, updated.
Reformatted Memories, Consolidated Memory Mapping in
Interface”, updated reference to I
Reordered sub sections.
USB Device port, Ping-pong Mode includes Isochronous endpoints.
page 2
Counter”, precisions added to “compare and capture” output/input.
Converter”, updated Successive Approximation Register ADC and the
QFN, LQFP package drawings added.
28.
LQFP and QFN Package Outlines replace Mechanical Overview.
updated: 2 ms => 3 ms, 10 ms => 15 ms, 4 ms => 6 ms
product specific information rewritten,
2, updated in Features
AT91SAM7S321 changed in
QFN package information added
Table 10-1
2
C compatibility, internal address registers,
3,
Section 4. ”Package and Pinout”
and
SAM7S Series Summary
Table 10-2
Table 12-1 on page 48
Table 1-1, “Configuration
Figure 8-1 on page 20
Figure 9-1 on
Change
Request
Ref.
CSR05-529
#2342
#2444
specs
#2748
#2832
(DBGU IP)
rfo review
BDs
4208
rfo review
4325
5063
49