ATmega644P Atmel Corporation, ATmega644P Datasheet - Page 14
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
ATmega644P
Manufacturer Part Number
ATmega644P
Description
Manufacturer
Atmel Corporation
Specifications of ATmega644P
Flash (kbytes)
64 Kbytes
Pin Count
44
Max. Operating Frequency
20 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
32
Ext Interrupts
32
Usb Speed
No
Usb Interface
No
Spi
3
Twi (i2c)
1
Uart
2
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
4
Eeprom (bytes)
2048
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
3
Output Compare Channels
6
Input Capture Channels
1
Pwm Channels
6
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATMEGA644P
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATmega644P-20AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATmega644P-20MU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATmega644P-20PU
Manufacturer:
Atmel
Quantity:
1 984
Company:
Part Number:
ATmega644P-A15MZ
Manufacturer:
ATMEL
Quantity:
3 500
Part Number:
ATmega644P-A15MZ
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATmega644PA-AU
Manufacturer:
PHILIPS
Quantity:
450
Part Number:
ATmega644PA-AU
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
ATmega644PA-AUR
Manufacturer:
ATMEL
Quantity:
1 400
4.5.1
4.5.2
4.6
8011O–AVR–07/10
Instruction Execution Timing
SPH and SPL – Stack Pointer High and Stack pointer Low
RAMPZ – Extended Z-pointer Register for ELPM/SPM
Note:
Table 4-2.
For ELPM/SPM instructions, the Z-pointer is a concatenation of RAMPZ, ZH, and ZL, as shown
in Figure 4-4. Note that LPM is not affected by the RAMPZ setting.
Figure 4-4.
The actual number of bits is implementation dependent. Unused bits in an implementation will
always read as zero. For compatibility with future devices, be sure to write these bits to zero.
This section describes the general access timing concepts for instruction execution. The AVR
CPU is driven by the CPU clock clk
chip. No internal clock division is used.
Figure 4-5 on page 15
by the Harvard architecture and the fast-access Register File concept. This is the basic pipelin-
ing concept to obtain up to 1 MIPS per MHz with the corresponding unique results for functions
per cost, functions per clocks, and functions per power-unit.
Bit
0x3E (0x5E)
0x3D (0x5D)
Read/Write
Initial Value
Bit
0x3B (0x5B)
Read/Write
Initial Value
Bit (Individually)
Bit (Z-pointer)
1. Initial values respectively for the ATmega164P/324P/644P.
Stack Pointer size
The Z-pointer used by ELPM and SPM
RAMPZ7
R/W
R/W
SP7
15
7
0
R
–
7
0
1
ATmega164P
ATmega324P
ATmega644P
23
7
Device
shows the parallel instruction fetches and instruction executions enabled
RAMPZ6
R/W
SP6
R/W
RAMPZ
14
6
0
R
–
6
0
1
RAMPZ5
R/W
SP5
R/W
CPU
5
0
13
R
–
5
0
1
16
0
, directly generated from the selected clock source for the
RAMPZ4
0/0/1
R/W
SP12
SP4
R/W
R/W
4
0
12
4
1
(1)
15
7
ATmega164P/324P/644P
RAMPZ3
R/W
0/1/0
SP11
SP3
R/W
R/W
3
0
11
3
1
(1)
ZH
RAMPZ2
R/W
1/0/0
SP10
2
0
SP2
R/W
R/W
10
Stack Pointer size
2
1
(1)
0
8
SP[10:0]
SP[11:0]
SP[12:0]
RAMPZ1
R/W
SP9
SP1
R/W
R/W
1
0
9
1
0
1
7
7
RAMPZ0
R/W
SP8
SP0
R/W
R/W
0
0
8
0
0
1
ZL
RAMPZ
SPH
SPL
0
0
14