ATmega48 Atmel Corporation, ATmega48 Datasheet - Page 27

• Manufacturer Part Number: ATmega48
• Manufacturer: Atmel Corporation

Specifications of ATmega48

• Flash (kbytes): 4 Kbytes
• Pin Count: 32
• Max. Operating Frequency: 20 MHz
• Cpu: 8-bit AVR
• # Of Touch Channels: 12
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 23
• Ext Interrupts: 24
• Usb Speed: No
• Usb Interface: No
• Spi: 2
• Twi (i2c): 1
• Uart: 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 8
• Adc Resolution (bits): 10
• Adc Speed (ksps): 15
• Analog Comparators: 1
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 0.5
• Eeprom (bytes): 256
• Self Program Memory: NO
• Dram Memory: No
• Nand Interface: No
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8 to 5.5
• Operating Voltage (vcc): 1.8 to 5.5
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 3
• Output Compare Channels: 6
• Input Capture Channels: 1
• Pwm Channels: 6
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

9. System clock and clock options
9.1
9.1.1
9.1.2
9.1.3
2545T–AVR–05/11
Clock systems and their distribution
CPU clock – clk
I/O clock – clk
Flash clock – clk
I/O
Figure 9-1
need not be active at a given time. In order to reduce power consumption, the clocks to modules
not being used can be halted by using different sleep modes, as described in
ment and sleep modes” on page
Figure 9-1.
The CPU clock is routed to parts of the system concerned with operation of the AVR core.
Examples of such modules are the General Purpose Register File, the Status Register and the
data memory holding the Stack Pointer. Halting the CPU clock inhibits the core from performing
general operations and calculations.
The I/O clock is used by the majority of the I/O modules, like Timer/Counters, SPI, and USART.
The I/O clock is also used by the External Interrupt module, but note that some external inter-
rupts are detected by asynchronous logic, allowing such interrupts to be detected even if the I/O
clock is halted. Also note that start condition detection in the USI module is carried out asynchro-
nously when clk
The Flash clock controls operation of the Flash interface. The Flash clock is usually active simul-
taneously with the CPU clock.
CPU
FLASH
Asynchronous
timer/counter
Timer/counter
oscillator
presents the principal clock systems in the AVR and their distribution. All of the clocks
Clock distribution.
I/O
is halted, TWI address recognition in all sleep modes.
General I/O
modules
External clock
clk
clk
ASY
I/O
39. The clock systems are detailed below.
System clock
control unit
AVR clock
multiplexer
prescaler
Clock
ADC
clk
Source clock
oscillator
ADC
Crystal
CPU core
clk
clk
Reset logic
CPU
FLASH
crystal oscillator
Watchdog clock
Low-frequency
ATmega48/88/168
Watchdog timer
RAM
Watchdog
oscillator
Calibrated RC
“Power manage-
Flash and
EEPROM
oscillator
27