AT32UC3A4128S Atmel Corporation, AT32UC3A4128S Datasheet - Page 10
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
AT32UC3A4128S
Manufacturer Part Number
AT32UC3A4128S
Description
Manufacturer
Atmel Corporation
Datasheets
1.AT32UC3A0128.pdf
(377 pages)
2.AT32UC3A0128.pdf
(33 pages)
3.AT32UC3A0128.pdf
(159 pages)
4.AT32UC3A3128.pdf
(91 pages)
5.AT32UC3A3128.pdf
(1012 pages)
Specifications of AT32UC3A4128S
Flash (kbytes)
128 Kbytes
Pin Count
100
Max. Operating Frequency
66 MHz
Cpu
32-bit AVR
Hardware Qtouch Acquisition
No
Usb Transceiver
1
Usb Speed
Hi-Speed
Usb Interface
Device + OTG
Spi
6
Twi (i2c)
2
Uart
4
Sd / Emmc
2
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
AES
Sram (kbytes)
128
Self Program Memory
YES
Dram Memory
No
Nand Interface
Yes
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
3.0 to 3.6
Operating Voltage (vcc)
3.0 to 3.6
Fpu
No
Mpu / Mmu
Yes / No
Timers
6
Output Compare Channels
6
Input Capture Channels
6
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT32UC3A4128S-C1UR
Manufacturer:
ATMEL
Quantity:
2 620
Company:
Part Number:
AT32UC3A4128S-CIUT
Manufacturer:
ATMEL
Quantity:
350
Part Number:
AT32UC3A4128S-CIUT
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
AT32UC3A4128S-U
Manufacturer:
ATMEL
Quantity:
12 914
Company:
Part Number:
AT32UC3A4128SC101
Manufacturer:
STM
Quantity:
6 278
Company:
Part Number:
AT32UC3A4128SC1UT
Manufacturer:
ATMEL
Quantity:
6 055
10
Flash and ISP specification
Figure 6-2. Boot Process
Note:
•
The ISP_FORCE GP fuse bit is set to 1 by the ISP on each ISP command received and it is
set to 0 by the ISP when a request to start the application is received. That means that after
a command has been sent using BatchISP, the user will not be able to start his application
until he has issued a START operation to BatchISP. This behavior ensures the consistency
of programmed data thanks to a non-volatile programming session.
WDT Reset
Yes
ISP_FORCE=1 on DFU
Set ISP RAM Key
(@ 80000000h)
ISP_FORCE=0
Start Customer
Disable WDT
Requested?
Application?
Bootloader
Reset
Yes
No
Yes
No
No
Yes
ISP I/O Condition Active?
ISP User Page Cfg OK?
POR or EXT or OCD or
Enable BOD with reset
ISP_IO_COND_EN=1?
(CRC8, Boot Key, Pin)
JTAG or JTAG HW?
ISP_BOD_EN=1?
ISP_FORCE=1?
(@ 80000000h)
Reset Cause:
Reset Vector
Yes
Yes
Yes
Yes
No
Jump
No
No
No
Note:
ISP_BOD_EN is GP fuse bit 29.
ISP_IO_COND_EN is GP fuse bit 30.
ISP_FORCE is GP fuse bit 31.
No
Yes
Reset Cause:
ISP RAM Key
WDT?
Set?
SW Reset CPU Regs
Customer Application
Clear ISP RAM Key
(@ 80002000h)
ISP RAM Key
Disable WDT
No
Set?
No
Yes
Yes
7745C–AVR32–05/09
No