HM6264BLFP-10LT HITACHI, HM6264BLFP-10LT Datasheet
HM6264BLFP-10LT
Available stocks
Related parts for HM6264BLFP-10LT
HM6264BLFP-10LT Summary of contents
Page 1
... SRAM (8-kword Description The Hitachi HM6264B is 64k-bit static RAM organized 8-kword and low power consumption by 1.5 m CMOS process technology. The device, packaged in 450 mil SOP (foot print pitch width), 600 mil plastic DIP, 300 mil plastic DIP, is available for high density mounting ...
Page 2
... HM6264B Series Ordering Information Type No. Access time HM6264BLP- HM6264BLP-10L 100 ns HM6264BLSP- HM6264BLSP-10L 100 ns HM6264BLFP-8LT 85 ns HM6264BLFP-10LT 100 ns Pin Arrangement Pin Description Pin name Function A0 to A12 Address input I/O1 to I/O8 Data input/output CS1 Chip select 1 CS2 Chip select 2 Package 600-mil, 28-pin plastic DIP (DP-28) ...
Page 3
Block Diagram A11 A12 I/O1 I/O8 CS2 CS1 WE OE Row Memory array decoder 256 256 Column I/O Input Column decoder data control A10 A3 Timing pulse generator Read, Write control ...
Page 4
HM6264B Series Function Table WE CS1 OE CS2 Mode H Not selected (power down) L Not selected (power down Output disable Read Write Write ...
Page 5
DC Characteristics ( + Parameter Symbol Min Input leakage current | Output leakage current |I LO Operating power supply I CCDC current Average operating power I CC1 supply current I CC2 Standby power ...
Page 6
HM6264B Series AC Characteristics ( + Test Conditions Input pulse levels: 0 2.4 V Input and output timing reference level: 1.5 V Input rise and fall time Output load: 1 TTL ...
Page 7
Read Timing Waveform (1) ( Address CS1 CS2 OE High Impedance Dout Read Timing Waveform (2) ( Address Dout ) Valid address CO1 t LZ1 t CO2 t LZ2 t ...
Page 8
HM6264B Series Read Timing Waveform (3) ( CS1 CS2 Dout Address must be valid prior to or simultaneously with CS1 going low or CS2 going high. Note CO1 ...
Page 9
Write Cycle Parameter Write cycle time Chip selection to end of write Address setup time Address valid to end of write Write pulse width Write recovery time WE to output in high-Z Data to write time overlap Data hold from ...
Page 10
HM6264B Series Write Timing Waveform (1) (OE Clock) Address OE CS1 CS2 WE Dout Din If CS1 goes low or CS2 goes high simultaneously with WE going low or after WE going Note: 1. low, the outputs remain in the ...
Page 11
Write Timing Waveform (2) (OE Low Fixed) ( Address CS1 CS2 Dout High Impedance Din If CS1 goes low simultaneously with WE going low or after WE goes low, the outputs Notes: 1. remain in ...
Page 12
HM6264B Series Low V Data Retention Characteristics ( + Parameter Symbol V for data retention Data retention current I CCDR Chip deselect to data t CDR retention time Operation recovery time t ...
Page 13
Package Dimensions HM6264BLP Series (DP-28) 36.5 Max 28 1 1.2 1.9 Max 2.54 ± 0.25 35 0.48 ± 0.10 HM6264B Series 15.24 + 0.11 0.25 – 0.05 0° – 15° Unit: mm ...
Page 14
HM6264B Series HM6264BLSP Series (DP-28N) 37.32 Max 28 1 1.30 2.20 Max 2.54 ± 0.25 HM6264BLTM Series (FP-28DA) 18.3 18.75 Max 28 1 0.895 1.27 ± 0.10 36. 0.48 ± 0. 0.10 0.40 – 0.05 ...
Page 15
... All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi’s permission. 3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user’s unit according to this document. ...