UPC659AGS-E1 NEC, UPC659AGS-E1 Datasheet
![no-image](/images/manufacturer_photos/0/4/470/nec_sml.jpg)
UPC659AGS-E1
Available stocks
Related parts for UPC659AGS-E1
UPC659AGS-E1 Summary of contents
Page 1
A/D CONVERTER FOR VIDEO PROCESSING WITH REFERENCE GENERATOR AND CLAMP CIRCUIT The PC659A is a 8-bit A/D converter for video signal processing, the power consumption of which is lower than the PC659. The high speed and high quality bipolar ...
Page 2
BLOCK DIAGRAM Clamp S/H IN Flash Sample P 6 A/D convertor CL and Hold Timing Generator 24 8 CLK Flash 5 A/D convertor D/A – ...
Page 3
... Ground for Analog Circuit : Power Supply for Analog Circuit : Clock : Digital Data Bus 1 : Ground for Digital Circuit : Power Supply for Digital Circuit : No Connection : Digital Over Range : Clamp Pulse : Clamp Voltage : Analog Signal : Reference Voltage (Bottom) : Reference Voltage (Top) PC659A 3 ...
Page 4
... IN Input analog signal from this pin. The signal is read at rising edge of the clock. The clamp function also will be worked on this pin. So it’s necessary to connect capacitance and low impedance signal source. The burst signal is protected at pedestal clamp because of soft clamp circuit. ...
Page 5
... OVER 23 Output Digital over range Overflow (active high – Power supply for digital circuit CC DGND 19 – Ground for digital circuit NC 2 – No Connection Function Equivalent Circuit is MSB. 1 PC659A AGND DGND DGND DV CC DGND 5 ...
Page 6
ELECTRICAL SPECIFICATIONS Absolute Maximum Ratings ( ˚C) A Parameter Symbol Supply voltage Digital input voltage V IND Analog input voltage V INA Reference input voltage Clamp voltage V CL ...
Page 7
DC Characteristics and AC Characteristics (T Parameter Symbol Supply current I CC Resolution RES Non-linearity NL Differential non-linearity DNL Differential gain DG Differential phase DP Digital data output delay time t D Digital output low level voltage V OL Digital ...
Page 8
Test Circuit DGND OVER Clock 0. 2 AGND Analog data DG, DP Test Block Video signal Video signal generator Clock 4f (14.318 MHz) sc Remark ...
Page 9
Timing Chart CLK Data acquisition V IN 5.3 ns TYP TYP OVER Analog signal is captured at the rising edge, and converted data will be output at the rising edge after 1 clock ...
Page 10
... Remarks Clamp voltage adjustment 1 2. Must be thick line wiring for the power supply lines. And reduce the resistance and reactance ingredient. AV and DV must be connected at one point AGND and DGND must be connected at one point. 10 Output digital code ...
Page 11
... In case the pedestal level is clamped, the clamp circuit uses the soft clamp circuit to protect the burst level. However high impedance output is connected to the V external impedance the burst level is reduced by approx. 3 %). Therefore, connect the lowest possible impedance signal to the analog signal input pin. Low output impedance buffer Clamp voltage • ...
Page 12
DIFFERENCE BETWEEN THE PC659 AND THE PC659A The following table shows the differences between the PC659 and the PC659A. This should be taken into consideration when using the PC659A instead of the PC659. Parameter Supply current I MIN ...
Page 13
PACKAGE DRAWING 24 PIN PLASTIC SOP (300 mil NOTE Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition PC659A ...
Page 14
RECOMMENDED SOLDERING CONDITIONS When soldering this product highly recommended to observe the conditions as shown below. If other soldering processes are used the soldering is performed under different conditions, please make sure to consult with our ...
Page 15
PC659A 15 ...
Page 16
... Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc. The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance ...