W312-02HT Cypress Semiconductor Corporation., W312-02HT Datasheet

no-image

W312-02HT

Manufacturer Part Number
W312-02HT
Description
Manufacturer
Cypress Semiconductor Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
W312-02HT
Manufacturer:
VISHAY
Quantity:
1 000
Part Number:
W312-02HT
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Cypress Semiconductor Corporation
Document #: 38-07259 Rev. *C
Features
• Single chip FTG solution for VIA™ K7 Series chipsets
• Programmable clock output frequency with less than
• Integrated fail-safe Watchdog timer for system
• Automatically switch to HW selected or SW
• Capable of generate system RESET after a watchdog
• Support SMBus byte read/write and block read/ write
• Vendor ID and Revision ID support
• Programmable drive strength for PCI output clocks
• Programmable output skew between CPU, AGP and PCI
• Maximized EMI suppression using Cypress’s Spread
Block Diagram
1 MHz increment
recovery
programmed clock frequency when watchdog timer
time-out
timer time-out occurs or a change in output frequency
via SMBus interface
operations to simplify system BIOS development
Spectrum technology
CPU_STOP#
AGP_STOP#
REF_STOP#
PCI_STOP#
SDATA
(FS0:4)
SCLK
X1
X2
PD#
PLL 1
PLL REF FREQ
PLL2
SMBus
Logic
XTAL
OSC
SEL24_48#*
Divider,
Control
/2
Delay,
Phase
Logic
and
5
2
3
VDD_AGP
VDD_PCI
CPUT0,CPUC0
VDD_48MHz
VDD_CPU
REF2
REF1/FS1*
REF0/FS0*
PCI1:8
PCI9_E
RST#
CPUT_CS,CPUC_CS
AGP0:2
PCI0/SEL24_48#*
48MHz/FS3*
24_48MHz/FS4*
VDD_REF
3901 North First Street
FTG for VIA™ K7 Series Chipset with
Programmable Output Frequency
Key Specifications
CPU Outputs Cycle-to-cycle Jitter: ............................. 250 ps
48-MHz, 3V66, PCI Outputs
Cycle-to-cycle Jitter: .................................................... 500 ps
CPU, 3V66 Output Skew:............................................ 200 ps
48-MHz Output Skew: ................................................. 250 ps
PCI Output Skew:........................................................ 500 ps
• Low jitter and tightly controlled clock skew
• Two pairs of differential CPU clocks
• Eleven copies of PCI clocks
• Three copies of 66-MHz outputs
• Two copies of 48-MHz outputs
• Three copies of 14.31818-MHz reference clocks
• One RESET output for system recovery
• Power management control support
Note:
1. Internal 100K pull-up resistors present on inputs marked with *. De-
Pin Configuration
sign should not rely solely on internal pull-up resistor to set I/O pins
HIGH.
*SEL24_48#/PCI0
*FS3/24_48MHz
GND_48MHz
VDD_48MHz
*FS2/48MHz
*FS4/PCI_F
GND_REF
VDD_REF
GND_PCI
GND_PCI
VDD_PCI
VDD_PCI
San Jose
PCI9_E
RST#
PCI1
PCI2
PCI3
PCI4
PCI5
PCI6
PCI7
PCI8
X1
X2
,
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
CA 95134
[1]
Revised April 28, 2005
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
REF0/FS0*
REF1/FS1*
REF2
REF_STOP#*
AGP_STOP#*
GND_CPU
CPUT0
CPUC0
VDD_CPU
CPUT_CS
CPUC_CS
GND_CPU
CPU_STOP#*
PCI_STOP#*
PD#*
VDD_CORE
GND_CORE
SDATA
SCLK
GND_AGP
AGP2
AGP1
AGP0
VDD_AGP
408-943-2600
W312-02
[+] Feedback

Related parts for W312-02HT

W312-02HT Summary of contents

Page 1

... PCI9_E VDD_PCI RST# VDD_48MHz 48MHz/FS3* Note: 1. Internal 100K pull-up resistors present on inputs marked with *. De- sign should not rely solely on internal pull-up resistor to set I/O pins HIGH. 24_48MHz/FS4* • 3901 North First Street • San Jose W312-02 [ REF0/FS0 REF1/FS1 REF2 X2 4 ...

Page 2

... PCI STOP Input: This input will disable PCI0:8 and PCI9_E when it is active. I AGP STOP Input: This input will disable AGP0:2 when it is active. I REF STOP Input: This input will disable REF0:2, 24_48MHz and 48 MHz outputs when it is active. W312-02 Page [+] Feedback ...

Page 3

... Power Connection: Power supply for 48 MHz output buffers. Connect to 3.3V. P 3.3V Power Connection: Power supply for reference output buffers. Connect to 3.3V. P 3.3V Power Connection: Power supply for PLL core. Connect to 3.3V. G Ground Connections: Connect all ground pins to the common system ground plane. W312-02 Page [+] Feedback ...

Page 4

... Serial Data Interface The W312-02 features a two-pin, serial data interface that can be used to configure internal register settings that control particular device functions. Data Protocol The clock driver serial protocol supports byte/word write, byte/word read, block write and block read operations from the controller ...

Page 5

... Acknowledge from slave 20 Repeat start 21:27 Slave address – 7 bits 28 Read 29 Acknowledge from slave 30:37 Data byte from slave – 8 bits 38 Not Acknowledge 39 Stop W312-02 Page [+] Feedback ...

Page 6

... W312-02 Serial Configuration Map 1. The serial bits will be read by the clock driver in the following order: Byte 0 - Bits Byte 1 - Bits Byte N - Bits Byte 0: Control Register 0 Bit Pin# Bit 7 – Bit 6 – ...

Page 7

... When the Watchdog timer reaches “0”, it will set the WD_TO_STATUS bit. WD_PRE_SCAL 150 2.5 sec Name Default X Latched FS[4:0] inputs. These bits are read only Reserved 0 Reserved 0 SW Frequency selection bits. See Table 5. W312-02 Description Description Description Page [+] Feedback ...

Page 8

... Revision ID bit[0] 1 Bit[3] of Cypress Semiconductor’s Vendor ID. This bit is read only. 0 Bit[2] of Cypress Semiconductor’s Vendor ID. This bit is read only. 0 Bit[1] of Cypress Semiconductor’s Vendor ID. This bit is read only. 0 Bit[0] of Cypress Semiconductor’s Vendor ID. This bit is read only. W312-02 Page [+] Feedback ...

Page 9

... Reserved 0 PCI skew control 00 = Normal –500 Reserved 11 = +500 ps 0 AGP skew control 00 = Normal –150 +150 +300 ps W312-02 Description Page [+] Feedback ...

Page 10

... The setting of FS_Override bit determines the frequency ratio for CPU, SDRAM, 0 AGP and SDRAM. When it is cleared, W312 will use the same frequency ratio 0 stated in the Latched FS[4:0] register. When it is set, W312-02 will use the frequency ratio stated in the SEL[4:0] register. ...

Page 11

... The setting of FS_Override bit determines the frequency ratio for CPU, SDRAM, 0 AGP and SDRAM. When it is cleared, W312-02 will use the same frequency 0 ratio stated in the Latched FS[4:0] register. When it is set, W312-02 will use the frequency ratio stated in the SEL[4:0] register. 0 W312-02 supports programmable CPU frequency ranging from 50 MHz to 248 0 MHz ...

Page 12

... Watchdog timer before they attempt to make a frequency change. If the system hangs and a Watchdog timer time-out occurs, a system reset will be generated and a recovery frequency will be activated. All of the related registers are summarized inTable 7. W312-02 PLL Gear Constants PCI (G) 39 ...

Page 13

... The timer can support a value of 150 ms to 4.8 sec when the pre-scaler is set to 150 ms. If the pre- scaler is set to 2.5 sec, it can support a value from 2.5 sec to 80 sec. When the Watchdog timer reaches “0”, it will set the WD_TO_STATUS bit. WD_PRE_SCALER 0 = 150 2.5 sec Document #: 38-07259 Rev. *C Description W312-02 Page [+] Feedback ...

Page 14

... M-Value Register and select the CPU output frequency by changing the value of the N-Value Register. Fixed Value for Range of N-Value Register M-Value Register for Different CPU Frequency 93 48 W312-02 97–255 127–245 Page [+] Feedback ...

Page 15

... OH Termination to V pull-up (external) Termination to V pull-up (external 1.5V OH W312-02 Rating Unit –0.5 to +7.0 V –65 to +150 °C –55 to +125 ° +70 °C 2 (min.) kV Min. Typ. Max. Unit 260 GND – 0.3 0 –25 µ ...

Page 16

... Notes: 5. The W312-02 contains an internal crystal load capacitor between pin X1 and ground and another between pin X2 and ground. Total load placed on crystal is 18 pF; this includes typical stray capacitance of short PCB traces to crystal input capacitance is applicable when driving X1 with an external clock source (X2 is left unconnected). ...

Page 17

... Measured from 0.4V to 2.4V Measured from 2.4V to 0.4V Measured on rising and falling edge at 1.5V Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization. Average value during switching transition. Used for determining series termination value. W312-02 Min. Typ. Max. Unit ...

Page 18

... CPUDriver R9 CPUCLK_C 47 Figure 1. K7 Open Drain Clock Driver Test Circuit Ordering Information Ordering Code W312-02H 48-pin SSOP W312-02HT 48-pin SSOP - Tape and Reel Lead-free CYW312OXC 48-pin SSOP CYW312OXCT 48-pin SSOP - Tape and Reel Document #: 38-07259 Rev. *C Test Condition/Comments Determined by PLL divider ratio (see m/n below) (24.004 – ...

Page 19

... The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. W312-02 51-85061-*C ...

Page 20

... Document History Page Document Title: W312-02 FTG for VIA™ K7 Series Chipset with Programmable Output Frequency Document Number: 38-07259 Issue REV. ECN NO. Date ** 110524 01/07/02 *A 118014 09/13/02 *B 122860 12/19/02 *C 358435 See ECN Document #: 38-07259 Rev. *C Orig. of Change Description of Change SZV Change from Spec number: 38-01087 to 38-07259 RGL Changed the KT266 word to K7 Series in the title and features in page 1 ...

Related keywords