PALCE22V10H-7JC Lattice Semiconductor Corp., PALCE22V10H-7JC Datasheet
PALCE22V10H-7JC
Available stocks
Related parts for PALCE22V10H-7JC
PALCE22V10H-7JC Summary of contents
Page 1
DISTINCTIVE CHARACTERISTICS As fast as 5-ns propagation delay and 142.8 MHz f Low-power EE CMOS 10 macrocells programmable as registered or combinatorial, and active high or active low to match application needs Varied product term distribution allows ...
Page 2
BLOCK DIAGRAM CLK OUTPUT OUTPUT OUTPUT RESET LOGIC LOGIC LOGIC MACRO MACRO MACRO CELL CELL CELL I/O I/O I FUNCTIONAL DESCRIPTION The PALCE22V10 allows the systems engineer to implement the design on-chip, ...
Page 3
Variable Input/Output Pin Ratio The PALCE22V10 has twelve dedicated input lines, and each macrocell output can be an I/O pin. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Unused input pins should be tied to ...
Page 4
CLK SP a. Registered/active low CLK SP c. Registered/active high Figure 2. Macrocell Configuration Options Programmable ...
Page 5
... PCI Compliance The PALCE22V10H devices in the -5/-7/-10 speed grades are fully compliant with the PCI Local Bus Specification published by the PCI Special Interest Group. The PALCE22V10H’s predictable timing ensures compliance with the PCI AC specifications independent of the design. ...
Page 6
The current will go to almost zero (I maintain the states held before the device went into the standby mode. When any input switches, the internal circuitry is fully enabled, and power consumption returns to ...
Page 7
LOGIC DIAGRAM CLK ( ( ( ( (6) ...
Page 8
... V OUT = Max (Note 2) V OUT = Max (Note 2) V OUT = 0 Max (Note 3) Outputs Open, (I OUT = 0 mA Max Outputs Open, (I OUT = 0 mA Max MHz CC PALCE22V10H-5 (Com’ with Min Max Unit 2.4 V ...
Page 9
... Test Conditions 2 OUT = 2.0 V Parameter Description LOW HIGH External Feedback 1/( Internal Feedback (f CNT ) 1/( (Note 4) No Feedback 1/( can be found using the following equation: CF PALCE22V10H-5 (Com’l) Typ Unit 5 25° MHz 1 -5 Min Max Unit ...
Page 10
... V OUT = Max (Note 2) V OUT = Max (Note 2) V OUT = 0.5 V, VCC = Max 25°C (Note 3) Outputs Open, (I OUT = 0 mA Max Outputs Open mA Max MHz OUT PALCE22V10H-7 (Com’ with CC Min Max Unit 2 ...
Page 11
... 5 25°C V OUT = 2 MHz PDIP Min 3.5 3.5 1/( 100 1/( (Note 4) 125 1/( 142.8 can be found using the following equation: CF PALCE22V10H-7 (Com’l) Typ Unit PLCC Max Min Max Unit 7.5 3 7 ...
Page 12
... Max (Note 2) V OUT = Max (Note 2) V OUT = Max (Note 2) V OUT = 0.5 V, VCC = Max 25°C (Note 3) Outputs Open , (I OUT = 0 mA Max MHz CC PALCE22V10H-10 (Com’ with CC Min Max Unit 2 ...
Page 13
... Test Conditions 2 OUT = 2.0 V Parameter Description LOW HIGH External Feedback 1/( Internal Feedback (f CNT ) 1/( (Note 3) No Feedback 1/( can be found using the following equation PALCE22V10H-10 (Com’l) Typ Unit 5 25° MHz -10 Min Max Unit 10 ns ...
Page 14
ABSOLUTE MAXIMUM RATINGS Storage Temperature . . . . . . . . . . . . . .-65°C to +150°C Ambient Temperature with Power Applied . . . . . . . . . . . . . . ...
Page 15
CAPACITANCE Parameter Symbol Parameter Description C Input Capacitance IN C Output Capacitance OUT Note: 1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be ...
Page 16
... V OUT = Max (Note 2) V OUT = Max (Note 2) V OUT = 0 25°C (Note Outputs Open mA Max OUT CC PALCE22V10H-15/25, Q-15/25 (Com’ with CC ) with CC Min Max Unit 2.4 V ...
Page 17
... 1/f (internal feedback MAX S Test Conditions 2 OUT = 2.0 V Min 1/( 1/( (Note 3) 58.8 can be found using the following equation: CF PALCE22V10H-15/25, Q-15/25 (Com’l) Typ Unit 5 25° MHz -15 -25 Max Min Max ...
Page 18
... Max (Note Max (Note 2) V OUT = 0 25°C (Note 3) H-20/ Outputs Open (I OUT = 0 mA Max H-10/ Outputs Open ( mA Max MHz OUT CC PALCE22V10H-10/15/20/25 (Ind with CC Min Max Unit 2.4 V 0.4 V 2.0 V ...
Page 19
... Min 1/( 83.3 50 110 58.8 1/( 125 83 can be found using the following equation: CF PALCE22V10H-10/15/20/25 (Ind) Typ Unit -15 -20 -25 Max Min Max Min Max Unit ...
Page 20
ABSOLUTE MAXIMUM RATINGS Storage Temperature . . . . . . . . . . . . . .-65°C to +150°C Ambient Temperature with Power Applied . . . . . . . . . . . . . . ...
Page 21
CAPACITANCE Parameter Symbol Parameter Description C Input Capacitance IN C Output Capacitance OUT Note: 1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be ...
Page 22
ABSOLUTE MAXIMUM RATINGS Storage Temperature . . . . . . . . . . . . . .-65°C to +150°C Ambient Temperature with Power Applied . . . . . . . . . . . . . . ...
Page 23
CAPACITANCE Parameter Symbol Parameter Description C Input Capacitance IN C Output Capacitance OUT Note: 1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be ...
Page 24
SWITCHING WAVEFORMS Input, I/ Feedback Combinatorial Output a. Combinatorial output t WH Clock c. Clock width Input t ARW Asserting Asynchronous Preset t AR Registered Output Clock e. Asynchronous reset Notes 1 ...
Page 25
KEY TO SWITCHING WAVEFORMS SWITCHING TEST CIRCUIT Output Specification Closed Open Closed H Z: Open Closed WAVEFORM INPUTS OUTPUTS Must be Will be ...
Page 26
TYPICAL I CHARACTERISTICS 5 25° 150 125 100 I CC (mA The selected “typical” pattern utilized 50% of the device resources. Half of the macrocells were ...
Page 27
TYPICAL I CHARACTERISTICS FOR THE PALCE22V10Z- 5 25° 110 (mA *Percent of product terms used. I vs. Frequency Graph for the PALCE22V10Z-15 CC TYPICAL ...
Page 28
... Symbol Parameter t Min Pattern Data Retention Time DR N Max Reprogramming Cycles INPUT/OUTPUT EQUIVALENT SCHEMATICS FOR SELECTED /4 DEVICES* * Device Rev Letter PALCE22V10H-15 PALCE22V10H-20H H PALCE22V10H-25 PALCE22V10Q-25I I 28 Test Conditions Max Storage Temperature Normal Programming Conditions 100 k ESD Protection Input ...
Page 29
ROBUSTNESS FEATURES The PALCE22V10X-X/5 devices have some unique features that make them extremely robust, especially when operating in high-speed design environments. Pull-up resistors on inputs and I/O pins cause unconnected pins to default to a known state. Input clamping circuitry ...
Page 30
INPUT/OUTPUT EQUIVALENT SCHEMATICS FOR PALCE22V10Z ESD Input Protection Transition and Detection Clamping Programming Pins only Programming Voltage Detection Typical Input V CC Provides ESD Protection and Clamping Preload Circuitry Typical Output PALCE22V10 and PALCE22V10Z Families Positive Programming ...
Page 31
POWER-UP RESET The power-up reset feature ensures that all flip-flops will be reset to LOW after the device has been powered up. The output state will depend on the programmed pattern. This feature is valuable in simplifying state machine initialization. ...
Page 32
TYPICAL THERMAL CHARACTERISTICS PALCE22V10 Measured at 25°C ambient. These parameters are not tested. Parameter Symbol Parameter Description Thermal impedance, junction to case jc Thermal impedance, junction to ambient ja Thermal impedance, junction to ambient with air flow jma Plastic jc ...
Page 33
CONNECTION DIAGRAMS Top View SKINNYDIP/SOIC CLK ...
Page 34
... Half Power (90-140 Zero Power (30 µA I standby) CC Valid Combinations PALCE22V10H-5 JC PALCE22V10H-7 PC, JC PALCE22V10H-10 PC, JC, SC, PI, JI PALCE22V10Q-10 PC, JC PALCE22V10H-15 PC, JC, PI, JI, SC PALCE22V10Q-15 PC, JC PALCE22V10H-20 PI, JI PALCE22V10H-25 PC, JC, SC, PI, JI PALCE22V10Q-25 PC, JC PALCE22V10Z-15 PI, JI PALCE22V10Z-25 PC, JC, SC, PI, JI ...