ADRF6602ACPZ-R7 Analog Devices Inc, ADRF6602ACPZ-R7 Datasheet - Page 4

no-image

ADRF6602ACPZ-R7

Manufacturer Part Number
ADRF6602ACPZ-R7
Description
Manufacturer
Analog Devices Inc
Datasheet

Specifications of ADRF6602ACPZ-R7

Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADRF6602ACPZ-R7
Manufacturer:
TE
Quantity:
4 000
Part Number:
ADRF6602ACPZ-R7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADRF6602
SYNTHESIZER/PLL SPECIFICATIONS
V
f
Table 3.
Parameter
SYNTHESIZER SPECIFICATIONS
PHASE NOISE
REFERENCE CHARACTERISTICS
CHARGE PUMP
1
LOGIC INPUT AND POWER SPECIFICATIONS
V
using CDAC (0x0) and IP3SET (3.3 V), unless otherwise noted.
Table 4.
Parameter
LOGIC INPUTS
POWER SUPPLIES
IF
The figure of merit (FOM) is computed as phase noise (dBc/Hz) – 10Log10(f
f
S
REF
S
Frequency Range
Figure of Merit
Reference Spurs
Integrated Phase Noise
PFD Frequency
REF_IN Input Frequency
REF_IN Input Capacitance
MUXOUT Output Level
MUXOUT Duty Cycle
Pump Current
Output Compliance Range
Input High Voltage, V
Input Low Voltage, V
Input Current, I
Input Capacitance, C
Voltage Range
Supply Current
= 140 MHz; IIP3 optimized using CDAC (0x0) and IP3SET (3.3 V), unless otherwise noted.
= 5 V; ambient temperature (T
= 5 V; ambient temperature (T
power = 10 dBm (500 V/μs slew rate) with a 40 MHz f
1
INH
/I
INL
INH
INL
IN
Test Conditions/Comments
CLK, DATA, LE
VCC1, VCC2, VCC_LO, VCC_MIX, and VCC_V2I pins
PLL only
External LO mode (internal PLL disabled, LO output buffer off, IP3SET pin = 3.3 V)
Internal LO mode (internal PLL enabled, IP3SET pin = 3.3 V, LO output buffer on)
Internal LO mode (internal PLL enabled, IP3SET pin = 3.3 V, LO output buffer off)
Power-down mode
A
A
) = 25°C; f
) = 25°C; f
Test Conditions/Comments
Synthesizer specifications referenced to 1× LO
Internally generated LO
P
f
f
f
>f
f
1 kHz to 10 kHz offset
100 kHz offset
500 kHz offset
1 MHz offset
5 MHz offset
10 MHz offset
20 MHz offset
1 kHz to 40 MHz integration bandwidth
REF_IN, MUXOUT pins
V
V
Programmable to 250 μA, 500 μA, 750 μA, 1 mA
PFD
PFD
PFD
LO
REF_IN
OL
OH
PFD
= 1550 MHz to 2150 MHz, f
/4
(lock detect output selected)
= 38.4 MHz
(lock detect output selected)
REF
= 0 dBm
REF
PFD
= 153.6 MHz; f
= 153.6 MHz; f
. The FOM was computed at 50 kHz offset.
Rev. C | Page 4 of 32
PFD
REF
PFD
) – 20Log10(f
power = 4 dBm; f
= 38.4 MHz; high-side LO injection; f
PFD
= 38.4 MHz
LO
/f
PFD
). The FOM was measured across the full LO range, with f
PFD
= 38.4 MHz; high-side LO injection;
Min
1550
20
12
2.7
1
Typ
−220.5
−105
−80
−80
−92
−103
−122
−128
−140
−147
−150
0.3
4
50
500
IF
= 140 MHz; IIP3 optimized
Min
1.4
0
4.75
Max
2150
40
160
0.25
2.8
Typ
0.1
5
5
97
168
277
263
30
Max
3.3
0.7
5.25
REF
Unit
MHz
dBc/Hz
dBc
dBc
dBc
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
°rms
MHz
MHz
pF
V
V
%
μA
V
= 80 MHz,
Unit
V
V
μA
pF
V
mA
mA
mA
mA
mA

Related parts for ADRF6602ACPZ-R7