550AF622M080DG Silicon Laboratories Inc, 550AF622M080DG Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/6/609/silicon_laboratories_inc_sml.jpg)
550AF622M080DG
Manufacturer Part Number
550AF622M080DG
Description
Manufacturer
Silicon Laboratories Inc
Datasheet
1.550AF622M080DG.pdf
(14 pages)
Specifications of 550AF622M080DG
Lead Free Status / Rohs Status
Compliant
2. Pin Descriptions
*Note: OE includes 17 kΩ pullup resistor to V
Pin
1
2
3
4
5
6
ordering options.
(N/A for CMOS)
Name
CLK+
CLK–
GND
OE*
V
V
DD
C
Analog Input
Table 10. Si550 Pin Descriptions
GND
OE
Ground
Output
Output
V
Power
Type
Input
DD
C
. See Section 3. "Ordering Information" on page 8 for details on OE polarity
1
2
3
(Top View)
Rev. 0.6
Control Voltage
Output Enable (Polarity = High):
0 = clock output disabled (outputs tri-stated)
1 = clock output enabled
Electrical and Case Ground
Oscillator Output
Complementary Output
(N/C for CMOS)
Power Supply Voltage
6
5
4
V
CLK–
CLK+
DD
Function
Si550
7