SC16IS762IBS,157 NXP Semiconductors, SC16IS762IBS,157 Datasheet - Page 57
![IC DUAL UART 64BYTE 32HVQFN](/photos/6/51/65170/568-32-hvqfn_sml.jpg)
SC16IS762IBS,157
Manufacturer Part Number
SC16IS762IBS,157
Description
IC DUAL UART 64BYTE 32HVQFN
Manufacturer
NXP Semiconductors
Datasheet
1.SC16IS752IBS151.pdf
(59 pages)
Specifications of SC16IS762IBS,157
Features
Low Current
Number Of Channels
2, DUART
Fifo's
64 Byte
Protocol
RS232, RS485
Voltage - Supply
2.5V, 3.3V
With Auto Flow Control
Yes
With False Start Bit Detection
Yes
With Modem Control
Yes
Mounting Type
Surface Mount
Package / Case
32-VFQFN Exposed Pad
For Use With
568-4000 - DEMO BOARD SPI/I2C TO DUAL UART568-3510 - DEMO BOARD SPI/I2C TO UART
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
935279293157
SC16IS762IBS
SC16IS762IBS
SC16IS762IBS
SC16IS762IBS
NXP Semiconductors
19. Revision history
Table 43.
SC16IS752_SC16IS762_7
Product data sheet
Document ID
SC16IS752_SC16IS762_7
Modifications:
SC16IS752_SC16IS762_6
SC16IS752_SC16IS762_5
SC16IS752_SC16IS762_4
SC16IS752_SC16IS762_3
SC16IS752_SC16IS762_2
SC16IS752_SC16IS762_1
(9397 750 14333)
Revision history
Release date
20080519
20061219
20061128
20061013
20060707
20060330
20060104
•
•
•
•
•
•
•
•
•
Table 1 “Ordering
“SOT617-1”
Figure 3 “Pin configuration for
Figure 20 “SPI
Table 37 “I
– added specification t
– updated
Figure 21 “SCL delay after reset”
Table 39 “SPI-bus timing
– added specification t
– t
Figure 30 “Detailed SPI-bus timing”
Figure
updated SMD package soldering information
CSH(min)
38: changed package outline from “SOT617-3” to “SOT617-1”
2
C-bus timing specifications
changed from “20 ns” to “5 ns” (for both 2.5 V and 3.3 V V
Table note [1]
Data sheet status
Product data sheet
Product data sheet
Product data sheet
Product data sheet
Product data sheet
Product data sheet
Product data sheet
operation”: updated; added
Dual UART with I
Rev. 07 — 19 May 2008
information”: HVQFN32 package version changed from “SOT617-3” to
w(rst)
w(rst)
specifications”:
HVQFN32”: adjusted size of exposed center pad
updated; added timing t
2
updated; adjusted timing t
SC16IS752/SC16IS762
C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
[1]
”:
Change notice
-
-
-
-
-
-
-
Figure note [1]
w(rst)
and
Supersedes
SC16IS752_SC16IS762_6
SC16IS752_SC16IS762_5
SC16IS752_SC16IS762_4
SC16IS752_SC16IS762_3
SC16IS752_SC16IS762_2
SC16IS752_SC16IS762_1
-
CSH
Figure note [2]
© NXP B.V. 2008. All rights reserved.
DD
voltages)
57 of 59