DS21554LB Maxim Integrated Products, DS21554LB Datasheet - Page 73

IC TXRX E1 1-CHIP 5V 100-LQFP

DS21554LB

Manufacturer Part Number
DS21554LB
Description
IC TXRX E1 1-CHIP 5V 100-LQFP
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS21554LB

Function
Single-Chip Transceiver
Interface
E1, HDLC, J1, T1
Number Of Circuits
1
Voltage - Supply
4.75 V ~ 5.25 V
Current - Supply
75mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-LQFP
Includes
Remote and AIS Alarm Detector / Generator
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Power (watts)
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS21554LB
Manufacturer:
DALLAS
Quantity:
7 214
Part Number:
DS21554LB
Manufacturer:
DALLASSEM
Quantity:
423
Part Number:
DS21554LB
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21554LB+
Manufacturer:
Maxim
Quantity:
90
Part Number:
DS21554LB+
Manufacturer:
DALLAS
Quantity:
2
Part Number:
DS21554LB+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21554LBN+
Manufacturer:
Maxim Integrated
Quantity:
10 000
14.4.
HCR: HDLC CONTROL REGISTER (Address = B0 Hex)
SYMBOL
(MSB)
TCRCD
TEOM
TABT
TZSD
RHR
THR
TFS
HDLC Register Description
POSITION
RHR
HCR.7
HCR.6
HCR.5
HCR.4
HCR.3
HCR.2
HCR.1
HCR.0
TFS
Not Assigned. Should be set to zero when written.
Receive HDLC Reset. A 0-to-1 transition will reset the HDLC controller.
Must be cleared and set again for a subsequent reset.
Transmit Flag/Idle Select.
0 = 7Eh
1 = FFh
Transmit HDLC Reset. A 0-to-1 transition will reset the HDLC
controller. Must be cleared and set again for a subsequent reset.
Transmit Abort. A 0-to-1 transition will cause the FIFO contents to be
dumped and one FEh abort to be sent followed by 7Eh or FFh flags/idle
until a new packet is initiated by writing new data into the FIFO. Must be
cleared and set again for a subsequent abort to be sent.
Transmit End of Message. Should be set to a one just before the last data
byte of a HDLC packet is written into the transmit FIFO at THFR. This bit
will be cleared by the HDLC controller when the last byte has been
transmitted.
Transmit Zero Stuffer Defeat. Overrides internal enable.
0 = enable the zero stuffer (normal operation)
1 = disable the zero stuffer
Transmit CRC Defeat.
0 = enable CRC generation (normal operation)
1 = disable CRC generation
THR
73 of 124
NAME AND DESCRIPTION
TABT
TEOM
TZSD
TCRCD
(LSB)

Related parts for DS21554LB