SI3220-G-GQ Silicon Laboratories Inc, SI3220-G-GQ Datasheet - Page 84
![IC PROSLIC/CODEC DUAL 64TQFP](/photos/16/12/161288/tqfp-64_sml.jpg)
SI3220-G-GQ
Manufacturer Part Number
SI3220-G-GQ
Description
IC PROSLIC/CODEC DUAL 64TQFP
Manufacturer
Silicon Laboratories Inc
Series
ProSLIC®r
Datasheet
1.SI3200-G-FSR.pdf
(112 pages)
Specifications of SI3220-G-GQ
Package / Case
64-TQFP, 64-VQFP
Function
Subscriber Line Interface Concept (SLIC), CODEC
Interface
GCI, PCM, SPI
Number Of Circuits
2
Voltage - Supply
3.3V, 5V
Current - Supply
65mA
Power (watts)
941mW
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Includes
Battery Switching, BORSCHT Functions, DTMF Generation and Decoding, FSK Tone Generation, Modem and Fax Tone Detection
Product
SLIC
Supply Voltage (min)
3.13 V
Supply Current
22 mA
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Number Of Channels
2
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SI3220-G-GQ
Manufacturer:
CREATIVE
Quantity:
99
Company:
Part Number:
SI3220-G-GQ
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Company:
Part Number:
SI3220-G-GQR
Manufacturer:
SILICON
Quantity:
15 000
Company:
Part Number:
SI3220-G-GQR
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Si3220/25 Si3200/02
3.31. General Circuit Interface
The Dual ProSLIC devices also contain an alternate
communication interface to the SPI and PCM control
and data interface. The general circuit interface (GCI) is
used for the transmission and reception of both control
and data information onto a GCI bus. The PCM and GCI
interfaces are both four-wire interfaces and share the
same pins. The SPI control interface is not used as a
communication interface in the GCI mode but rather as
hard-wired channel selector pins. The selection
between PCM and GCI modes is performed out of reset
using the SDITHRU pin. Tables 45 and 46 illustrate how
to select the communication mode and how the pins are
used in each mode.
84
Table 46. Pin Functionality in PCM or GCI Mode
Pin Name
CS
SCLK
SDI
SDO
SDITHRU
FSYNC
PCLK
DTX
DRX
Note: This table denotes pin functionality after the rising
SDITHRU SCLK
Note: Values shown are the states of the pins at the rising
0
0
1
Table 45. PCM or GCI Mode Selection
edge of RESET and mode selection.
edge of RESET.
pin for Daisy Chaining
SPI Serial Data Input
SPI Data Throughput
subsequent device in
Operation (Connects
to the SDI pin of the
PCM Data Transmit
PCM Data Receive
0
1
x
PCM Frame Sync
PCM Input Clock
SPI Chip Select
the daisy chain)
SPI Clock Input
SPI Serial Data
PCM Mode
GCI Mode—1x PCLK (2.048 MHz)
GCI Mode—2x PCLK (4.096 MHz)
Output
Input
Mode Selected
PCM Mode
GCI Data Transmit
GCI Data Receive
Channel Selector,
Channel Selector,
Channel Selector,
GCI Frame Sync
PCM/GCI Mode
GCI Input Clock
PCLK Rate
GCI Mode
Selector
Selector
Input
bit 0
bit 2
bit 1
Rev. 1.3
If GCI mode is selected, the following pins must be tied
to the correct state to select one of eight subframe
timeslots in the GCI frame (described below). These
pins must remain in this state while the Dual ProSLIC is
operating. Selecting a particular subframe causes that
individual Dual ProSLIC device to transmit and receive
on the appropriate subframe in the GCI frame, which is
initiated by an FSYNC pulse. No further register settings
are needed to select which subframe a device uses,
and the subframe for a particular device cannot be
changed while in operation.
In GCI mode, the PCLK input requires either a
2.048 MHz or a 4.096 MHz clock signal, and the
FSYNC input requires an 8 kHz frame sync signal. The
overall unit of data used to communicate on the GCI
highway is a frame 125 µs in length. Each frame is
initiated by a pulse on the FSYNC pin whose rising
edge signifies the beginning of the next frame. In 2x
PCLK mode, the user sees twice as many PCLK cycles
during each 125 µs frame versus 1x PCLK mode. Each
frame consists of eight fixed timeslot subframes that are
assigned by the subframe select pins as described
above (SDI, SDO, and CS). Within each subframe are
four channels (bytes) of data including two voice data
channels, B1 and B2, one Monitor channel, M, used for
initialization and setup of the device, and one Signaling
and Control channel, SC, used for communicating the
status of the device and initiating commands. Within the
SC channel are six Command/Indicate (C/I) bits and two
GCI Subframe 0 Selected
(Voice channels 1–2)
GCI Subframe 1 Selected
(Voice channels 3–4)
GCI Subframe 2 Selected
(Voice channels 5–6)
GCI Subframe 3 Selected
(Voice channels 7–8)
GCI Subframe 4 Selected
(Voice channels 9–10)
GCI Subframe 5 Selected
(Voice channels 11–12)
GCI Subframe 6 Selected
(Voice channels 13–14)
GCI Subframe 7 Selected
(Voice channels 15–16)
Table 47. GCI Mode Subframe Selection
SDI
1
1
1
1
0
0
0
0
SDO
1
1
0
0
1
1
0
0
CS
1
0
1
0
1
0
1
0