DS2155LN+ Maxim Integrated Products, DS2155LN+ Datasheet - Page 192

• Manufacturer Part Number: DS2155LN+
• Description: IC TXRX T1/E1/J1 1-CHIP 100-LQFP
• Manufacturer: Maxim Integrated Products

Specifications of DS2155LN+

• Function: Single-Chip Transceiver
• Interface: E1, HDLC, J1, T1
• Number Of Circuits: 1
• Voltage - Supply: 3.14 V ~ 3.47 V
• Current - Supply: 75mA
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 100-LQFP
• Includes: BERT Generator and Detector, CMI Coder and Decoder, HDLC Controller
• Product: Framer
• Number Of Transceivers: 1
• Data Rate: 64 Kbps
• Supply Voltage (max): 3.465 V
• Supply Voltage (min): 3.135 V
• Supply Current (max): 75 mA (Typ)
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Mounting Style: SMD/SMT
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Power (watts): -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bit 0/Receive Gapped-Clock Enable (RGPCKEN)
Bit 1/Receive Channel-Data Format (RDATFMT)
Bit 2/Transmit Gapped-Clock Enable (TGPCKEN)
Bit 3/Transmit Channel-Data Format (TDATFMT)
Bit 4/ Unused, must be set to 0 for proper operation
Bit 5/ Unused, must be set to 0 for proper operation
Bit 6/Interrupt Disable (INTDIS). This bit is convenient for disabling interrupts without altering the various
interrupt mask register settings.
Bit 7/Transmit Multiframe Sync Source (TMSS). Should be set = 0 only when transmit hardware signaling is
enabled.
0 = RCHCLK functions normally
1 = enable gapped bit-clock output on RCHCLK
0 = 64kbps (data contained in all 8 bits)
1 = 56kbps (data contained in seven out of the 8 bits)
0 = TCHCLK functions normally
1 = enable gapped bit-clock output on TCHCLK
0 = 64kbps (data contained in all 8 bits)
1 = 56kbps (data contained in seven out of the 8 bits)
0 = interrupts are enabled according to the various mask register settings
1 = interrupts are disabled regardless of the mask register settings
0 = elastic store is source of multiframe sync
1 = framer or TSYNC pin is source of multiframe sync
TMSS
7
0
INTDIS
6
0
CCR3
Common Control Register 3
72h
5
0
-
4
0
-
192 of 238
TDATFMT
3
0
TGPCKEN
2
0
RDATFMT
1
0
RGPCKEN
0
0