P87C51RB2BBD NXP Semiconductors, P87C51RB2BBD Datasheet - Page 14

no-image

P87C51RB2BBD

Manufacturer Part Number
P87C51RB2BBD
Description
MCU 8-Bit 87C 80C51 CISC 16KB EPROM 3.3V/5V 44-Pin LQFP Tray
Manufacturer
NXP Semiconductors
Datasheet

Specifications of P87C51RB2BBD

Package
44LQFP
Device Core
80C51
Family Name
87C
Maximum Speed
33 MHz
Ram Size
512 Byte
Program Memory Size
16 KB
Operating Supply Voltage
3.3|5 V
Data Bus Width
8 Bit
Program Memory Type
EPROM
Number Of Programmable I/os
32
Interface Type
UART
Operating Temperature
0 to 70 °C
Number Of Timers
3

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
P87C51RB2BBD
Manufacturer:
TI
Quantity:
79
Part Number:
P87C51RB2BBD
Manufacturer:
NXP
Quantity:
319
Part Number:
P87C51RB2BBD
Manufacturer:
PHI
Quantity:
1 000
Part Number:
P87C51RB2BBD,157
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
P87C51RB2BBDЈ¬157
Manufacturer:
NXP
Quantity:
32 800
Philips Semiconductors
2003 Jan 24
80C51 8-bit microcontroller family
with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high
speed (30/33 MHz)
TCON
*d = 6 in 6-clock mode; d = 12 in 12-clock mode.
Timer n
Gate bit
INTn Pin
BIT
TCON.7
TCON.6
TCON.5
TCON.4
TCON.3
TCON.2
TCON.1
TCON.0
OSC
Address = 88H
Bit Addressable
Tn Pin
SYMBOL
TF1
TR1
TF0
TR0
IE1
IT1
IE0
IT0
TRn
d*
TF1
FUNCTION
Timer 1 overflow flag. Set by hardware on Timer/Counter overflow.
Cleared by hardware when processor vectors to interrupt routine, or clearing the bit in software.
Timer 1 Run control bit. Set/cleared by software to turn Timer/Counter on/off.
Timer 0 overflow flag. Set by hardware on Timer/Counter overflow.
Cleared by hardware when processor vectors to interrupt routine, or by clearing the bit in software.
Timer 0 Run control bit. Set/cleared by software to turn Timer/Counter on/off.
Interrupt 1 Edge flag. Set by hardware when external interrupt edge detected.
Cleared when interrupt processed.
Interrupt 1 type control bit. Set/cleared by software to specify falling edge/low level triggered
external interrupts.
Interrupt 0 Edge flag. Set by hardware when external interrupt edge detected.
Cleared when interrupt processed.
Interrupt 0 Type control bit. Set/cleared by software to specify falling edge/low level
triggered external interrupts.
7
Figure 3. Timer/Counter 0/1 Mode 0: 13-Bit Timer/Counter
Figure 4. Timer/Counter 0/1 Control (TCON) Register
TR1
8KB/16KB/32KB/64KB OTP
6
C/T = 0
C/T = 1
TF0
5
TR0
4
Control
14
IE1
3
IT1
2
(5 Bits)
TLn
P87C51RA2/RB2/RC2/RD2
IE0
1
(8 Bits)
THn
IT0
0
Reset Value = 00H
TFn
SU01618
Interrupt
SU01516
Product data

Related parts for P87C51RB2BBD