STEVAL-PCC010V2 STMicroelectronics, STEVAL-PCC010V2 Datasheet - Page 40
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
STEVAL-PCC010V2
Manufacturer Part Number
STEVAL-PCC010V2
Description
BOARD EVAL FOR ST802RT1A
Manufacturer
STMicroelectronics
Series
-r
Datasheets
1.ST802RT1AFR.pdf
(58 pages)
2.STM32F205RBT6.pdf
(163 pages)
3.STEVAL-PCC010V2.pdf
(34 pages)
4.STEVAL-PCC010V2.pdf
(7 pages)
Specifications of STEVAL-PCC010V2
Design Resources
STEVAL-PCC010V2 BOM STEVAL-PCC010V2 Schematic
Main Purpose
Interface, Ethernet Controller (PHY and MAC)
Embedded
Yes, MCU, 32-Bit
Utilized Ic / Part
ST802RT1A, STM32F207
Primary Attributes
1 Port, 100BASE-TX/10BASE-T
Secondary Attributes
MII, RMII
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
497-11465
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
STEVAL-PCC010V2
Manufacturer:
STMicroelectronics
Quantity:
1
Device operation
7.3
7.4
7.5
7.6
7.7
40/58
10Base-T transmit operation
In 10Base-T, the device's TX channel includes the parallel-to-serial converter, NRZ to
manchester encoder, link pulse generation, and an internal physical ethernet wire interface
(Phy). It also provides collision detection and SQE test for half-duplex application.
RMII mode: Uses a reference clock (SCLK) of 50 MHz. The value on txd[1:0] must be valid
such that txd[1:0] may be sampled every 10
achieve this, the dibits should be repeated 10 times.
10Base-T receive operation
The 10Base-T RX channel contains the Phy, SMART squelch circuits, clock recovery
circuits, link pulse detector, manchester-to-NRZ decoder and serial-to-parallel converter.
manchester decoding is performed on the data stream.
RMII mode: Dibits are repeated 10 times so that any repeated dibit may be sampled on the
10 Mb clock edge.
Loop-back operation
The ST802RT1x provides an internal loop-back option for both 100Base-TX and 10Base-T
operations. Setting bit 14 of the RN00 register to 1 enables the loop-back option. In the loop-
back operation, the txp/txn and rxp/rxn lines are isolated from the media. In 100Base-TX
internal loop-back operation, the data comes from the transmit output of the NRZ to NRZI
converter then loop back to the receive path into the input of NRZI to NRZ converter.
In 10Base-T loop-back operation, the data is sent through the transmit path and loop back
from the output of the manchester encoder into the input of phase lock loop circuit of the
receive path.
Full-duplex and half-duplex operation
The ST802RT1x can operate in either full-duplex or half-duplex network applications. In full-
duplex, both transmit and receive can be operated simultaneously. In full-duplex mode, the
collision (COL) signal is meaningless and carrier sense (CRS) signal is asserted only when
the ST802RT1x is receiving.
In half-duplex mode, only transmit or receive can be operated at one time. In half-duplex
mode, the collision signal is asserted when the transmit and receive signals collide and the
carrier sense asserted during transmission and reception.
Auto-negotiation operation
The auto-negotiation function is designed to provide the means to exchange information
between the ST802RT1x and the network partner to automatically configure both to take
maximum advantage of their abilities, and both are setup accordingly. The auto-negotiation
function can be controlled through auto-negotiation enable bit 12 of the RN00 register, or the
an_en strap pin 27.
Doc ID 17049 Rev 1
th
cycle yielding the correct frame data. To
ST802RT1A, ST802RT1B