LFE2-50E-6FN672C Lattice, LFE2-50E-6FN672C Datasheet - Page 79
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LFE2-50E-6FN672C
Manufacturer Part Number
LFE2-50E-6FN672C
Description
IC FPGA 48KLUTS 672FPBGA
Manufacturer
Lattice
Datasheet
1.LFE2-12E-5FN256C.pdf
(385 pages)
Specifications of LFE2-50E-6FN672C
Number Of Logic Elements/cells
*
Number Of Labs/clbs
*
Total Ram Bits
*
Number Of I /o
*
Number Of Gates
*
Voltage - Supply
*
Mounting Type
*
Operating Temperature
*
Package / Case
*
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFE2-50E-6FN672C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 79 of 385
- Download datasheet (3Mb)
Lattice Semiconductor
LatticeECP2/M Internal Switching Characteristics
PFU/PFF Logic Mode Timing
t
t
t
t
t
t
t
t
PFU Dual Port Memory Mode Timing
t
t
t
t
t
t
t
PIC Timing
PIO Input/Output Buffer Timing
t
t
IOLOGIC Input/Output Timing
t
t
t
t
t
t
t
EBR Timing
t
t
t
t
t
t
t
LUT4_PFU
LUT6_PFU
LSR_PFU
SUM_PFU
HM_PFU
SUD_PFU
HD_PFU
CK2Q_PFU
CORAM_PFU
SUDATA_PFU
HDATA_PFU
SUADDR_PFU
HADDR_PFU
SUWREN_PFU
HWREN_PFU
IN_PIO
OUT_PIO
SUI_PIO
HI_PIO
COO_PIO
SUCE_PIO
HCE_PIO
SULSR_PIO
HLSR_PIO
CO_EBR
COO_EBR
SUDATA_EBR
HDATA_EBR
SUADDR_EBR
HADDR_EBR
SUWREN_EBR
Parameter
LUT4 delay (A to D inputs to F output)
LUT6 delay (A to D inputs to OFX output)
Set/Reset to output of PFU (Asynchro-
nous)
Clock to Mux (M0,M1) Input Setup Time
Clock to Mux (M0,M1) Input Hold Time
Clock to D input setup time
Clock to D input hold time
Clock to Q delay, (D-type Register Configu-
ration)
Clock to Output (F Port)
Data Setup Time
Data Hold Time
Address Setup Time
Address Hold Time
Write/Read Enable Setup Time
Write/Read Enable Hold Time
Input Buffer Delay (LVCMOS25)
Output Buffer Delay (LVCMOS25)
Input Register Setup Time (Data Before
Clock)
Input Register Hold Time (Data after
Clock)
Output Register Clock to Output Delay
Input Register Clock Enable Setup Time
Input Register Clock Enable Hold Time
Set/Reset Setup Time
Set/Reset Hold Time
Clock (Read) to output from Address or
Data
Clock (Write) to output from EBR output
Register
Setup Data to EBR Memory
Hold Data to EBR Memory
Setup Address to EBR Memory
Hold Address to EBR Memory
Setup Write/Read Enable to PFU Memory
Description
Over Recommended Operating Conditions
3-28
-0.051
-0.172
-0.245
-0.122
-0.570
-0.022
-0.080
-0.157
-0.115
-0.128
0.061
0.002
0.199
0.246
0.132
0.596
0.184
0.173
0.138
0.128
0.032
Min.
—
—
—
—
—
—
—
—
—
—
-7
0.180
0.304
0.600
0.285
0.902
0.613
1.115
Max.
0.61
2.51
0.33
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
DC and Switching Characteristics
LatticeECP2/M Family Data Sheet
1
-0.049
-0.205
-0.284
-0.145
-0.614
-0.025
-0.086
-0.181
-0.130
-0.149
0.129
0.071
0.003
0.235
0.285
0.156
0.645
0.037
0.201
0.195
0.155
Min.
—
—
—
—
—
—
—
—
—
—
-6
0.198
0.331
0.655
0.309
1.083
0.681
1.115
Max.
0.66
2.75
0.36
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
-0.046
-0.238
-0.323
-0.168
-0.658
-0.028
-0.093
-0.205
-0.145
-0.170
0.129
0.081
0.003
0.271
0.324
0.180
0.694
0.041
0.217
0.217
0.172
Min.
—
—
—
—
—
—
—
—
—
—
-5
0.216
0.358
0.711
0.333
1.263
0.749
1.343
Max.
0.72
2.99
0.39
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Related parts for LFE2-50E-6FN672C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LFE2-50E-6F672I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 48K LUTs 500 I/O DSP 1.2V -6 Spd I
Manufacturer:
Lattice
![LFE2-50E-6F672C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 48K LUTs 500 I/O DSP 1.2V -6 Spd
Manufacturer:
Lattice
![LFE2-50E-6F484I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 48K LUTs 339 I/O DSP 1.2V -6 Spd I
Manufacturer:
Lattice
![LFE2-50E-5FN484C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
IC, LATTICEECP2 FPGA, 420MHZ, FPBGA-484
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-50E-5F672C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeECP2 Family 48000 Cells 90nm (CMOS) Technology 1.2V 672-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-50E-5FN484I](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeECP2 Family 48000 Cells 90nm (CMOS) Technology 1.2V 484-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFE2-50E-5FN672C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 50KLUTS 500I/O 672-BGA
Manufacturer:
Lattice
Datasheet:
![LFE2-50E-6F484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 50KLUTS 339I/O 484-BGA
Manufacturer:
Lattice
Datasheet:
![LFE2-50E-6FN484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 50KLUTS 339I/O 484-BGA
Manufacturer:
Lattice
Datasheet:
![LFE2-50E-7FN484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 50KLUTS 339I/O 484-BGA
Manufacturer:
Lattice
Datasheet:
![LFE2-50E-7FN672C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 50KLUTS 500I/O 672-BGA
Manufacturer:
Lattice
Datasheet:
![LFE2-50E-5F484I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA 48000 CELLS 90NM (CMOS) 1.2
Manufacturer:
Lattice
Datasheet:
![LFE2-50E-5FN672I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 48KLUTS 672FPBGA
Manufacturer:
Lattice
Datasheet:
![LFE2-50E-6FN672I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 48KLUTS 672FPBGA
Manufacturer:
Lattice
Datasheet: