ADC1175-50CIMTX National Semiconductor, ADC1175-50CIMTX Datasheet - Page 3
![no-image](/images/manufacturer_photos/0/4/469/national_semiconductor_sml.jpg)
ADC1175-50CIMTX
Manufacturer Part Number
ADC1175-50CIMTX
Description
ADC Single Pipelined 50MSPS 8-Bit Parallel 24-Pin TSSOP T/R
Manufacturer
National Semiconductor
Datasheet
1.ADC1175-50CIMTXNOPB.pdf
(20 pages)
Specifications of ADC1175-50CIMTX
Package
24TSSOP
Resolution
8 Bit
Sampling Rate
50000 KSPS
Architecture
Pipelined
Number Of Analog Inputs
1
Digital Interface Type
Parallel
Input Type
Voltage
Signal To Noise Ratio
48(Typ) dB
Polarity Of Input Voltage
Unipolar
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ADC1175-50CIMTX/NOPB
Manufacturer:
NS
Quantity:
10 796
Pin Descriptions and Equivalent Circuits
(LLP pins in parentheses)
(17)
(14)
(15)
(21)
(20)
(23)
Pin
No.
19
16
17
23
22
1
Symbol
V
V
V
V
V
PD
RTS
RBS
RT
RB
IN
Equivalent Circuit
3
Analog signal input. Conversion range is V
Reference Top Bias with internal pull up resistor. Short this
pin to V
Analog input that is the high (top) side of the reference
ladder of the ADC. Voltages on V
the V
more information.
Analog input that is the low (bottom) side of the reference
ladder of the ADC. Nominal range is 0.0V to 4.0V, with
optimized value of 0.6V. Voltage on V
define the V
2.0 for more information.
Reference Bottom Bias with internal pull down resistor.
Short to V
(unless grounded). See Section 2.0 for more information.
CMOS/TTL compatible Digital input that, when high, puts
the ADC1175-50 into a power-down mode where total
power consumption is typically less than 5 mW. With this
pin low, the device is in the normal operating mode.
IN
conversion range. Bypass well. See Section 2.0 for
RT
RB
to self-bias the reference ladder.
IN
to self-bias the reference ladder. Bypass well
conversion range. Bypass well. See Section
Description
RT
and V
RT
and V
RB
RT
www.national.com
inputs define
to V
RB
RB
inputs
.