UCN5833EP Allegro, UCN5833EP Datasheet
![no-image](/images/manufacturer_photos/0/0/30/allegro_sml.jpg)
UCN5833EP
Specifications of UCN5833EP
Available stocks
Related parts for UCN5833EP
UCN5833EP Summary of contents
Page 1
... NOTE: For detailed information on purchasing options, contact your local Allegro field applications engineer or sales representative. Allegro MicroSystems, Inc. reserves the right to make, from time to time, revisions to the anticipated product life cycle plan for a product to accommodate changes in production capabilities, alternative product availabilities, or market demand. The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use ...
Page 2
... Logic Supply Voltage Input Voltage Range -0 0 Continuous Output Current, l (each output 125 mA OUT Package Power Dissipation (UCN5833A 3.5 W* (UCN5833EP 2.5 W* Operating Temperature Range, ° - +85 A Storage Temperature Range, ° - +150 S * Derate linearly +150°C. Caution: CMOS devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges ...
Page 3
... IN LOGIC 21 GROUND 115 Northeast Cutoff, Box 15036 115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 Worcester, Massachusetts 01615-0036 (508) 853-5000 Copyright © 1986, 1995, Allegro MicroSystems, Inc. 32-BIT SHIFT REGISTER LATCHES OUT OUT POWER OUT OUT OUT 30 32 ...
Page 4
Characteristic Output Leakage Current Collector-Emitter Saturation Voltage Input Voltage Input Current Serial Output Voltage Supply Current Output Rise Time Output Fall Time NOTE: Positive (negative) current is defined as going into (coming out of) the specified device pin. Serial Shift ...
Page 5
BiMOS II 32-BIT SERIAL-INPUT, LATCHED DRIVER CLOCK DATA IN E STROBE C OUTPUT ENABLE OUT N A. Minimum Data Active Time Before Clock Pulse (Data Set-Up Time) .......................................................................... Minimum Data Active Time After ...
Page 6
MAX 0.015 MIN 0.022 0.014 40 14.73 12. 1.77 0.77 53.2 50.3 6.35 MAX 0.39 MIN 0.558 0.356 BiMOS II 32-BIT SERIAL-INPUT, LATCHED DRIVER ...
Page 7
BiMOS II 32-BIT SERIAL-INPUT, LATCHED DRIVER 0.319 0.291 0.021 0.013 0.319 0.291 0.050 BSC 0.020 MIN 0.180 0.165 8.10 7.39 0.533 0.331 8.10 7.39 1.27 BSC 0.51 MIN 4.57 4. 0.032 0.026 0.695 0.685 0.656 0.650 39 ...
Page 8
... LATCHED DRIVER The products described here are manufactured under one or more U.S. patents or U.S. patents pending. Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current ...
Page 9
BiMOS II 32-BIT SERIAL-INPUT, LATCHED DRIVER * Current is maximum specified test condition, voltage is maximum rating. See specification for sustaining voltage limits. Negative current is defined as coming out of (sourcing) the output. † Complete part number includes ...