74LVC32AD NXP Semiconductors, 74LVC32AD Datasheet - Page 2

Gates (AND / NAND / OR / NOR) QUAD 2-INPUT OR GATE

74LVC32AD

Manufacturer Part Number
74LVC32AD
Description
Gates (AND / NAND / OR / NOR) QUAD 2-INPUT OR GATE
Manufacturer
NXP Semiconductors
Datasheet

Specifications of 74LVC32AD

Product
OR
Logic Family
LVC
Number Of Gates
Quad
Number Of Lines (input / Output)
2 / 1
High Level Output Current
- 24 mA
Low Level Output Current
24 mA
Propagation Delay Time
2.1 ns
Supply Voltage (max)
3.6 V
Supply Voltage (min)
1.2 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Package / Case
SOT-108
Minimum Operating Temperature
- 40 C
Lead Free Status / Rohs Status
 Details
Other names
74LVC32AD,112

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74LVC32AD
Manufacturer:
NXP
Quantity:
1 999
Part Number:
74LVC32AD
Manufacturer:
NXP
Quantity:
560
Part Number:
74LVC32AD
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
74LVC32AD+118
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
74LVC32AD-T
Quantity:
3 000
Part Number:
74LVC32AD-T
Manufacturer:
NXPSemicondu
Quantity:
2 522
Part Number:
74LVC32AD/T3
Manufacturer:
PULSE
Quantity:
500
Philips Semiconductors
FEATURES
QUICK REFERENCE DATA
GND = 0 V; T
Notes
1. C
2. The condition is V
ORDERING INFORMATION
2003 Jul 16
t
C
C
74LVC32AD
74LVC32ADB
74LVC32APW
74LVC32ABQ
PHL
SYMBOL
5 V tolerant inputs for interfacing with 5 V logic
Wide supply voltage range from 1.2 to 3.6 V
CMOS low power consumption
Direct interface with TTL levels
Inputs accept voltages up to 5.5 V
Complies with JEDEC standard no. 8-1A
ESD protection:
HBM EIA/JESD22-A114-A exceeds 2000 V
MM EIA/JESD22-A115-A exceeds 200 V.
Specified from 40 to +85 C and 40 to +125 C.
I
PD
Quad 2-input OR gate
P
f
f
C
V
N = total load switching outputs;
i
o
/t
(C
TYPE NUMBER
D
CC
PD
= input frequency in MHz;
L
PLH
= output frequency in MHz;
= output load capacitance in pF;
= C
L
is used to determine the dynamic power dissipation (P
= supply voltage in Volts;
PD
V
CC
amb
propagation delay nA, nB to nY
input capacitance
power dissipation capacitance per gate
2
V
CC
= 25 C; t
f
o
2
) = sum of the outputs.
I
f
= GND to V
i
N + (C
r
= t
PARAMETER
f
TEMPERATURE RANGE
2.5 ns.
L
CC
.
V
40 to +125 C
40 to +125 C
40 to +125 C
40 to +125 C
CC
2
f
o
) where:
2
C
V
CC
L
DESCRIPTION
The 74LVC32A is a high-performance, low-power,
low-voltage, Si-gate CMOS device, superior to most
advanced CMOS compatible TTL families.
Inputs can be driven from either 3.3 or 5 V devices. This
feature allows the use of these devices as translators in a
mixed 3.3 and 5 V environment.
The 74LVC32A provides the 2-input OR function.
= 50 pF; V
D
= 3.3 V; notes 1 and 2
in W).
PINS
CONDITIONS
PACKAGE
14
14
14
14
CC
= 3.3 V
DHVQFN14
PACKAGE
TSSOP14
SSOP14
SO14
2.1
4.0
15
MATERIAL
TYPICAL
plastic
plastic
plastic
plastic
Product specification
74LVC32A
ns
pF
pF
SOT108-1
SOT337-1
SOT402-1
SOT762-1
CODE
UNIT

Related parts for 74LVC32AD