CY23S09ZC-1 Cypress Semiconductor Corp, CY23S09ZC-1 Datasheet - Page 2

• Manufacturer Part Number: CY23S09ZC-1
• Manufacturer: Cypress Semiconductor Corp

Specifications of CY23S09ZC-1

• Lead Free Status / Rohs Status: Not Compliant

Document #: 38-07296 Rev. *C
Select Input Decoding for CY23S09
Zero Delay and Skew Control
All outputs should be uniformly loaded to achieve Zero Delay
between the input and output. Since the CLKOUT pin is the
internal feedback to the PLL, its relative loading can adjust the
input-output delay. This is shown in the above graph.
For applications requiring zero input-output delay, all outputs,
including CLKOUT, must be equally loaded. Even if CLKOUT
is not used, it must have a capacitive load equal to that on
other outputs, for obtaining zero input-output delay. If input to
output delay adjustments are required, use the above graph to
calculate loading differences between the CLKOUT pin and
other outputs.
For zero output-output skew, be sure to load all outputs
equally. For further information, refer to the application note
“CY23S05 and CY23S09 as PCI and SDRAM Buffers.”
Pin Description for CY23S09
Notes:
1. This output is driven and has an internal feedback for the PLL. The load on this output can be adjusted to change the skew between the reference and output.
2. Weak pull-down.
3. Weak pull-down on all outputs.
4. Weak pull-up on these inputs.
S2
0
0
1
1
Pin
10
11
12
13
14
15
16
1
2
3
4
5
6
7
8
9
S1
0
1
0
1
CLKB3
CLKB4
GND
V
CLKA3
CLKA4
CLKOUT
REF
CLKA1
CLKA2
V
GND
CLKB1
CLKB2
S2
S1
DD
DD
[4]
[4]
[2]
CLOCK A1–A4
[3]
[3]
[3]
[3]
[3]
[3]
[3]
[3]
Three-state
[3]
Signal
Driven
Driven
Driven
CLOCK B1–B4
Input reference frequency, 5V-tolerant input
Buffered clock output, bank A
Buffered clock output, bank A
3.3V supply
Ground
Buffered clock output, bank B
Buffered clock output, bank B
Select input, bit 2
Select input, bit 1
Buffered clock output, bank B
Buffered clock output, bank B
Ground
3.3V supply
Buffered clock output, bank A
Buffered clock output, bank A
Buffered output, internal feedback on this pin
Three-state
Three-state
Driven
Driven
Spread Aware
Many systems being designed now utilize a technology called
Spread Spectrum Frequency Timing Generation. Cypress has
been one of the pioneers of SSFTG development, and we
designed this product so as not to filter off the Spread
Spectrum feature of the Reference input, assuming it exists.
When a zero delay buffer is not designed to pass the SS
feature through, the result is a significant amount of tracking
skew which may cause problems in systems requiring
synchronization.
For more details on Spread Spectrum timing technology,
please see the Cypress application note entitled, “EMI
Suppression Techniques with Spread Spectrum Frequency
Timing Generator (SSFTG) ICs.”
CLKOUT
Driven
Driven
Driven
Driven
[1]
Description
Output Source
Reference
PLL
PLL
PLL
PLL Shut-down
CY23S09
CY23S05
Page 2 of 9
N
N
Y
N
[+] Feedback