CY7C274-45JC Cypress Semiconductor Corp, CY7C274-45JC Datasheet

no-image

CY7C274-45JC

Manufacturer Part Number
CY7C274-45JC
Description
Manufacturer
Cypress Semiconductor Corp
Datasheet

Specifications of CY7C274-45JC

Density
256Kb
Access Time (max)
45ns
Package Type
LCC
Supply Current
120mA
Pin Count
32
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C274-45JC
Manufacturer:
CY
Quantity:
96
Part Number:
CY7C274-45JC
Manufacturer:
CYP
Quantity:
1 200
Features
Functional Description
The
32,768-word by 8-bit CMOS PROMs. When disabled (CE
HIGH), the 7C271/7C274 automatically powers down into a
Cypress Semiconductor Corporation
Document #: 38-04008 Rev. *B
• CMOS for optimum speed/power
• Windowed for reprogrammability
• High speed
• Low power
• Super low standby power
• EPROM technology 100% programmable
• Slim 300-mil package (7C271)
• Direct replacement for bipolar PROMs
• Capable of withstanding >2001V static discharge
Logic Block Diagram
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
— 30 ns (Commercial)
— 35 ns (Military)
— 660 mW (commercial)
— 715 mW (military)
— Less than 165 mW when deselected
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
(7C271) CS
(7C271) CS
CY7C271
(7C274) OE
CE
X ADDRESS
1
2
Y ADDRESS
and
PROGRAMABLE
256 x 1024
ARRAY
CY7C274
POWER-DOWN
MULTIPLEXER
8 x 1 OF 128
are
high-performance
3901 North First Street
Pin Configurations
low-power stand-by mode. The CY7C271 is packaged in the
300-mil slim package. The CY7C274 is packaged in the
industry standard 600-mil package. Both the CY7C271 and
CY7C274 are available in a cerDIP package equipped with an
erasure window to provide for reprogrammability. When
exposed to UV light, the PROM is erased and can be repro-
grammed. The memory cells utilize proven EPROM floating
gate technology and byte-wide intelligent programming
algorithms.
The CY7C271 and CY7C274 offer the advantage of lower
power, superior performance, and programming yield. The
EPROM cell requires only 12.5V for the super voltage, and low
current requirements allow for gang programming. The
EPROM cells allow each memory location to be tested 100%
because each location is written into, erased, and repeatedly
exercised prior to encapsulation. Each PROM is also tested
for AC performance to guarantee that after customer
programming, the product will meet DC and AC specification
limits.
Reading the 7C271 is accomplished by placing active LOW
signals on CS
7C274 is accomplished by placing active LOW signals on OE and
CE. The contents of the memory location addressed by the address
lines (A
O
O
O
O
O
O
O
O
7
6
5
4
3
2
1
0
32K x 8 Power Switched and
0
NC
O
A
A
A
A
A
A
A
LCC/PLCC (Opaque Only)
6
3
2
1
0
5
4
0
A
GND
14
O
O
O
A
A
A
A
A
A
A
A
A
A
5
6
7
8
9
10
11
12
13
San Jose
9
8
7
5
4
1
0
0
1
2
6
3
2
Reprogrammable PROM
) will become available on the output lines (O
14151617
4
1
DIP/Flatpack
and CE, and an active HIGH on CS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
3 2 1
7C271
7C271
32
181920
31
28
27
26
25
24
23
22
21
20
19
18
17
16
15
30
29
28
27
26
25
24
23
22
21
CS
CS
V
A
A
A
A
A
CE
O
O
O
O
O
CC
10
11
12
13
14
7
6
5
4
3
1
2
CA 95134
A
A
A
NC
CS
CS
CE
O
O
12
13
14
7
6
1
2
Revised December 27, 2002
LCC/PLCC (Opaque Only)
NC
O
A
A
A
A
A
A
A
6
5
4
3
2
1
0
0
GND
V
A
O
O
O
A
A
A
A
A
A
A
A
PP
12
5
6
7
8
9
10
11
12
13
7
6
5
4
3
2
1
0
0
1
2
14151617
4
DIP/Flatpack
1
2
3
4
5
6
7
8
9
10
11
12
13
14
3 2 1
7C274
7C274
408-943-2600
CY7C271
CY7C274
2
32
. Reading the
181920
31
28
27
26
25
24
23
22
21
20
19
18
17
16
15
30
0
29
28
27
26
25
24
23
22
21
O
V
A
A
A
A
A
OE
A
CE
O
O
O
O
O
CC
14
13
8
9
11
10
7
6
5
4
3
7
A
A
A
NC
OE
A
CE
O
O
).
8
9
11
10
7
6

Related parts for CY7C274-45JC

CY7C274-45JC Summary of contents

Page 1

... The CY7C271 is packaged in the 300-mil slim package. The CY7C274 is packaged in the industry standard 600-mil package. Both the CY7C271 and CY7C274 are available in a cerDIP package equipped with an erasure window to provide for reprogrammability. When exposed to UV light, the PROM is erased and can be repro- grammed ...

Page 2

... Guaranteed Input Logical LOW Voltage for All Inputs GND < V < GND < V < Output Disabled OUT CC [ Max GND CC OUT V = Max 2.0V mA, CE=V OUT Max OUT CY7C271 CY7C274 7C271- 120 120 130 130 Ambient Temperature + 10 +125 C 5V 10% 7C271- 35, 45, 55 7C274-30, 35, 45, Min. Max. 2.4 0.4 2 0.8 10 + Commercial ...

Page 3

... MIL) INCLUDING JIG AND SCOPE (b) HighZ Load 2.00V COMMERCIAL OUTPUT [3,6] 7C274-30 Min. Max. Min. Max. Min. Max. Min. Max. 30 and and CY7C271 CY7C274 Max ALL INPUT PULSES 3.0V 90% 90% 10% GND 5 ns 250 1.90V MILITARY 7C271-35 7C271-45 7C274-35 7C274-45 7C271- ...

Page 4

... The recommended dose of ultraviolet light for erasure is a wavelength of 2537 angstroms for a minimum dose (UV intensity exposure time Wsec/cm 2 with a 12 mW/cm power rating, the exposure time would be approx- imately 35 minutes. The CY7C271 or CY7C274 needs to be within 1 Table 1. CY7C271 Mode Selection Read or Output Disable Mode Other Read Power Down ...

Page 5

... Table 2. CY7C274 Mode Selection Read or Output Disable Mode Other Read Output Disable Power Down Program Program Verify Program Inhibit Blank Check Note can ILP IH IHP should be tied read mode DIP Top View 7C271 GND 14 DIP Top View 7C274 GND 14 Document #: 38-04008 Rev. *B ...

Page 6

... OUTPUT VOLTAGE (V) NORMALIZED SUPPLY CURRENT vs. CYCLE PERIOD 1.1 1.0 0.9 0.8 V =5. = 0.7 0.6 0 2.0 3.0 4.0 CY7C271 CY7C274 NORMALIZED ACCESS TIME vs. SUPPLY VOLTAGE 1.2 1.0 0.8 0 0.4 125 4.0 4.5 5.0 5.5 SUPPLYVOLTAGE (V) TYPICAL ACCESS TIME CHANGE vs. OUTPUT LOADING 40 ...

Page 7

... Ordering Information Speed (ns) Ordering Code 30 CY7C274-30WC 35 CY7C271-35WMB CY7C274-35QMB 45 CY7C271-45QMB CY7C271-45WMB CY7C274-45JC CY7C274-45WMB 55 CY7C271-55WMB CY7C271-55QMB MILITARY SPECIFICATIONS Group A Subgroup Testing DC Characteristics Parameter Document #: 38-04008 Rev. *B Package Name Package Type W16 28-Lead (600-Mil) Windowed CerDIP W22 28-Lead (300-Mil) Windowed CerDIP Q55 32-Pin Windowed Rectangular Leadless Chip Carrier ...

Page 8

... Package Diagrams 32-Pin Windowed Rectangular Leadless Chip Carrier Q55 Document #: 38-04008 Rev. *B 28-Lead (300-Mil) Molded DIP P21 MIL-STD-1835 C-12 CY7C271 CY7C274 51-85014-*B 51-80103-*A Page ...

Page 9

... Package Diagrams (continued) Document #: 38-04008 Rev. *B 28-Lead (600-Mil) Windowed CerDIP W16 MIL-STD-1835 D-10 Config. A CY7C271 CY7C274 51-80020-** Page ...

Page 10

... The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. 28-Lead (300-Mil) Windowed CerDIP W22 MIL-STD-1835 D-15 Config. A CY7C271 CY7C274 51-80087-** Page ...

Page 11

... Document History Page Document Title: CY7C271 CY7C274 32K x 8 Power Switched and Reprogrammable PROM Document Number: 38-04008 Issue REV. ECN NO. Date ** 113864 3/8/02 A* 118899 10/10/02 *B 122249 12/27/02 Document #: 38-04008 Rev. *B Orig. of Change DSG Change from Spec number: 38-00068 to 38-04008 GBI Updating Ordering Information ...

Related keywords