CY7C4215-10AI Cypress Semiconductor Corp, CY7C4215-10AI Datasheet - Page 11
![](/photos/31/34/313434/42864tqfp_sml.jpg)
CY7C4215-10AI
Manufacturer Part Number
CY7C4215-10AI
Description
Manufacturer
Cypress Semiconductor Corp
Datasheet
1.CY7C4215-10AI.pdf
(25 pages)
Specifications of CY7C4215-10AI
Configuration
Dual
Density
9Kb
Access Time (max)
8ns
Word Size
18b
Organization
512x18
Sync/async
Synchronous
Expandable
Yes
Bus Direction
Uni-Directional
Package Type
TQFP
Clock Freq (max)
100MHz
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (min)
4.5V
Operating Supply Voltage (max)
5.5V
Supply Current
50mA
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
64
Lead Free Status / Rohs Status
Not Compliant
Switching Waveforms
Notes:
Programmable Almost Full Flag Timing
23. PAF offset = m. Number of data words written into FIFO already = 64 – m + 1 for the CY7C4425, 256 – m + 1 for the CY7C4205, 512 – m + 1 for the
24. PAF is offset = m.
25. 64 – m words in CY7C4425, 256 – m words inCY7C4205, 512 – m word in CY7C4215. 1024 – m words in CY7C4225, 2048 – m words in CY7C4235, and
26. 64 – m + 1 words in CY7C4425, 256 – m + 1 words in CY7C4205, 512 – m +1 words in CY7C4215, 1024 – m + 1 CY7C4225, 2048 – m + 1 in CY74235,
27. If a write is performed on this rising edge of the write clock, there will be Full – (m – 1) words of the FIFO when PAF goes LOW.
28. PAF offset = m.
29. 64 – m words in CY7C4425, 256 – m words in FIFO for CY7C4205, 512 – m word in CY7C4215. 1024 – m words in CY7C4225, 2048 – m words in CY7C4235,
30. t
Programmable Almost Full Flag Timing (applies only in SMODE (SMODE in LOW))
CY7C4215. 1024 – m + 1 for the CY7C4225, 2048 – m + 1 for the CY7C4235, and 4096 – m + 1 for the CY7C4245.
4096 – m words in CY7C4245.
and 4096 – m + 1 words in CY7C4245.
and 4096 – m words in CY7C4245.
rising edge of WCLK is less than t
WCLK
WCLK
WEN2
PAF
SKEW3
RCLK
RCLK
WEN
WEN
REN
REN
PAF
[24]
is the minimum time between a rising RCLK and a rising WCLK edge for PAF to change state during that clock cycle. If the time between the edge of RCLK and the
t
CLKH
FULL- M+1
(continued)
SKEW3
, then PAF may not change state until the next WCLK rising edge.
INFIFO
t
CLKH
t
t
ENS
ENS
ORDS
t
t
ENH
ENH
t
CLKL
Note
Note
27
28
Note
23
t
ENS
11
t
ENH
t
CLKL
t
PAF
t
PAF
t
t
ENS
ENS
FULL
t
SKEW3
FULL
IN FIFO
IN FIFO
[30]
t
M WORDS
ENS
M WORDS
[25]
t
PAF
CY7C4425/4205/4215
CY7C4225/4235/4245
t
[29]
ENH
FULL
IN FIFO
t
PAFsynch
M + 1 WORDS
[26]
42X5–15
42X5–16