TDA9860 NXP Semiconductors, TDA9860 Datasheet - Page 11
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
TDA9860
Manufacturer Part Number
TDA9860
Description
Manufacturer
NXP Semiconductors
Datasheet
1.TDA9860.pdf
(18 pages)
Specifications of TDA9860
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TDA9860
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
TDA9860/V2
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Philips Semiconductors
Table 2 Bits of data bytes.
Table 3 Output and input selection by subaddress bytes 07, 08 and 09.
Note
1. X = don’t care
July 1994
V00 to V05
VL0 to VL4
VR0 to VR4
BA0 to BA4
TR0 to TR3
VHL0 to VHL5
VHR0 to VHR5
I00 to I03
I10 to I13
I20 to I23
MU0, MU1 and MU2
EF1, EF2 and ST
P1 and P2
OUTPUT AND INPUT CONTROL BYTES, MUTE INCLUDED (EFFECTS TABLE 4)
Loudspeaker channels
output pin 18 output pin 15
SCART channels
output pin 26 output pin 7
headphone channels
output pin 20 output pin 13
SELECT INPUT SIGNAL
PINS
28
30
28
1
32
1
3
5
3
Universal HiFi audio processor for TV
SELECT OUTPUT PINS
FUNCTION OF THE BITS IN TABLE 1
28
30
30
1
32
32
3
5
5
AUX LEFT
AUX RIGHT
AUX STEREO
SCART LEFT
SCART RIGHT
SCART STEREO
MAIN LEFT
MAIN RIGHT
MAIN STEREO
INPUT GROUP
V
V
V
V
V
V
V
V
V
i 1
i 2
I 1
i 3
i 4
i 3
i 5
i 6
i 5
SIGNAL
INPUT
volume control common for loudspeaker channel
volume control LEFT for loudspeaker channel
volume control RIGHT for loudspeaker channel
bass control for LEFT and RIGHT loudspeaker channel
treble control for LEFT and RIGHT loudspeaker channel
volume control LEFT for headphone channel
volume control RIGHT for headphone channel
input selection for headphone channel
input selection for SCART channel
input selection for loudspeaker channel
mute control bits: 0 = non-muted; 1 = muted
special mode control bits
control bits for port P1 (pin 2) and P2 (pin 31):
output levels: 0 = LOW; 1 = HIGH
and V
and V
and V
11
i 4
i 6
i 2
09
08
07
XB
X9
X7
XA
X5
X6
XC
XD
X8
ADDR
HEX
EF2
0
0
X
X
X
X
X
X
X
X
X
DESCRIPTION
DATA BYTE TO SUBADDRESS
MU2 EF1
MU1 P1
MU0 0
0
0
0
0
0
0
0
0
0
BITS OF DATA BYTE
X
X
X
X
X
X
X
X
X
ST I23 I22 I21 I20
P2 I13 I12 I11 I10
0
X
X
X
X
X
X
X
X
X
Preliminary specification
I03 I02 I01 I00
1
1
0
1
0
0
1
1
1
TDA9860
0
0
1
0
1
1
1
1
0
1
0
1
1
0
1
0
0
0
1
1
1
0
1
0
0
1
0