STM8L151F3P6 STMicroelectronics, STM8L151F3P6 Datasheet - Page 48
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
STM8L151F3P6
Manufacturer Part Number
STM8L151F3P6
Description
IC MCU 8BIT 8KB FLASH 20TSSOP
Manufacturer
STMicroelectronics
Series
STM8L EnergyLiter
Datasheet
1.STM8L151G3U6.pdf
(110 pages)
Specifications of STM8L151F3P6
Core Processor
STM8
Core Size
8-Bit
Speed
16MHz
Connectivity
I²C, IrDA, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, DMA, IR, POR, PWM, WDT
Number Of I /o
18
Program Memory Size
8KB (8K x 8)
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 3.6 V
Data Converters
A/D 10x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
20-TSSOP (0.173", 4.40mm Width)
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM8L151F3P6
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
STM8L151F3P6TR
Manufacturer:
TYCO
Quantity:
47
Interrupt vector mapping
Table 10.
1. The Low power wait mode is entered when executing a WFE instruction in Low power run mode. In WFE mode, the
2. The TLI interrupt is the logic OR between TIM2 overflow interrupt, and TIM4 overflow interrupts.
3. The device is woken up from Halt or Active-halt mode only when the address received matches the interface address.
48/110
IRQ
No.
19
20
21
22
23
24
25
26
27
28
29
interrupt is served if it has been previously enabled. After processing the interrupt, the processor goes back to WFE mode.
When the interrupt is configured as a wakeup event, the CPU wakes up and resumes processing.
USART1
USART1
Source
block
TIM2
TIM2
TIM3
TIM3
TIM4
SPI1
I
2
RI
C1
Interrupt mapping (continued)
TIM2 update/overflow/
trigger/break interrupt
TIM2 capture/
compare interrupt
TIM3 update/overflow/
trigger/break interrupt
TIM3 capture/
compare interrupt
RI trigger interrupt
TIM4 update/overflow/
trigger interrupt
SPI1 TX buffer empty/
RX buffer not empty/
error/wakeup interrupt
USART1 transmit data
register empty/
transmission complete
interrupt
USART1 received data
ready/overrun error/
idle line detected/parity
error/global error interrupt
I
2
C1 interrupt
Description
(3)
Doc ID 018780 Rev 2
Reserved
from Halt
Wakeup
mode
Yes
Yes
-
-
-
-
-
-
-
-
Active-halt
Wakeup
mode
from
Yes
Yes
-
-
-
-
-
-
-
-
from Wait
Wakeup
mode)
(WFI
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
STM8L151x2, STM8L151x3
from Wait
mode)
Wakeup
(WFE
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
-
(1)
0x00 805C
0x00 806C
0x00 807C
0x00 8054
0x00 8058
0x00 8060
0x00 8064
0x00 8068
0x00 8070
0x00 8074
0x00 8078
address
Vector