LFEC1E-3TN144I Lattice, LFEC1E-3TN144I Datasheet - Page 31
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LFEC1E-3TN144I
Manufacturer Part Number
LFEC1E-3TN144I
Description
IC FPGA 1.5KLUTS 97I/O 144-TQFP
Manufacturer
Lattice
Datasheet
1.LFEC3E-5TN144C.pdf
(163 pages)
Specifications of LFEC1E-3TN144I
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFEC1E-3TN144I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 31 of 163
- Download datasheet (962Kb)
Architecture
Lattice Semiconductor
LatticeECP/EC Family Data Sheet
Polarity Control Logic
In a typical DDR Memory interface design, the phase relation between the incoming delayed DQS strobe and the
internal system Clock (during the READ cycle) is unknown.
The LatticeECP/EC family contains dedicated circuits to transfer data between these domains. To prevent setup
and hold violations at the domain transfer between DQS (delayed) and the system Clock a clock polarity selector is
used. This changes the edge on which the data is registered in the synchronizing registers in the input register
block. This requires evaluation at the start of each READ cycle for the correct clock polarity.
Prior to the READ operation in DDR memories DQS is in tristate (pulled by termination). The DDR memory device
drives DQS low at the start of the preamble state. A dedicated circuit detects this transition. This signal is used to
control the polarity of the clock to the synchronizing registers.
sysI/O Buffer
Each I/O is associated with a flexible buffer referred to as a sysI/O buffer. These buffers are arranged around the
periphery of the device in eight groups referred to as Banks. The sysI/O buffers allow users to implement the wide
variety of standards that are found in today’s systems including LVCMOS, SSTL, HSTL, LVDS and LVPECL.
sysI/O Buffer Banks
LatticeECP/EC devices have eight sysI/O buffer banks; each is capable of supporting multiple I/O standards. Each
sysI/O bank has its own I/O supply voltage (V
), and two voltage references V
and V
resources allow-
CCIO
REF1
REF2
ing each bank to be completely independent from each other. Figure 2-34 shows the eight banks and their associ-
ated supplies.
In the LatticeECP/EC devices, single-ended output buffers and ratioed input buffers (LVTTL, LVCMOS, PCI and PCI-
X) are powered using V
LVTTL, LVCMOS33, LVCMOS25 and LVCMOS12 can also be set as fixed threshold
CCIO.
input independent of V
In addition to the bank V
supplies, the LatticeECP/EC devices have a V
core logic
CCIO.
CCIO
CC
power supply, and a V
supply that power all differential and referenced buffers.
CCAUX
Each bank can support up to two separate VREF voltages, VREF1 and VREF2 that set the threshold for the refer-
enced input buffers. In the LatticeECP/EC devices, some dedicated I/O pins in a bank can be configured to be a
reference voltage supply pin. Each I/O is individually configurable based on the bank’s supply and reference volt-
ages.
2-28
Related parts for LFEC1E-3TN144I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LFEC1E-3T100I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 1.5K LUTs 67 IO 1.2V -3 Spd I
Manufacturer:
Lattice
![LFEC1E-3Q208I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 1.5K LUTs 112 IO 1.2 V -3 Spd I
Manufacturer:
Lattice
![LFEC1E-4TN144C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeEC Family 1500 Cells 378MHz 130nm (CMOS) Technology 1.2V 144-Pin TQFP
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFEC1E-3T100C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 1.5KLUTS 67I/O 100-TQFP
Manufacturer:
Lattice
Datasheet:
![LFEC1E-3TN100C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 1.5KLUTS 67I/O 100-TQFP
Manufacturer:
Lattice
Datasheet:
![LFEC1E-3TN100I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 1.5KLUTS 67I/O 100-TQFP
Manufacturer:
Lattice
Datasheet:
![LFEC1E-3TN144C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 1.5KLUTS 97I/O 144-TQFP
Manufacturer:
Lattice
Datasheet:
![LFEC1E-4TN100C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 1.5KLUTS 67I/O 100-TQFP
Manufacturer:
Lattice
Datasheet:
![LFEC1E-3QN208C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 1.5KLUTS 112I/O 208-PQFP
Manufacturer:
Lattice
Datasheet:
![LFEC1E-5TN100C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 1.5KLUTS 67I/O 100-TQFP
Manufacturer:
Lattice
Datasheet:
![LFEC1E-5TN144C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 1.5KLUTS 97I/O 144-TQFP
Manufacturer:
Lattice
Datasheet:
![LFEC1E-4TN100I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 1.5KLUTS 100TQFP
Manufacturer:
Lattice
Datasheet:
![LFEC1E-4QN208C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 1.5KLUTS 208PQFP
Manufacturer:
Lattice
Datasheet:
![LFEC1E-3QN208I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 1.5KLUTS 208PQFP
Manufacturer:
Lattice
Datasheet:
![LFEC1E-4TN144I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 1.5KLUTS 144TQFP
Manufacturer:
Lattice
Datasheet: