BLKD815EPFVU Intel, BLKD815EPFVU Datasheet - Page 73

no-image

BLKD815EPFVU

Manufacturer Part Number
BLKD815EPFVU
Description
Manufacturer
Intel
Datasheet

Specifications of BLKD815EPFVU

Lead Free Status / Rohs Status
Supplier Unconfirmed
2.8.2.3
Figure 15 shows the location of the add-in board connectors and peripheral interface connectors on
the D815EFV and D815EPFV boards. Note the following considerations for the PCI bus
connectors:
All of the PCI bus connectors are bus master capable.
SMBus signals are routed to PCI bus connector 2. This enables PCI bus add-in boards with
SMBus support to access sensor data on the board. These SMBus signals are as follows:
 The SMBus clock line is connected to pin A40
 The SMBus data line is connected to pin A41
Add-in Board and Peripheral Interface Connectors
Item
A
B
C
D
E
F
G
H
Description
CNR (optional)
PCI bus connector 3
PCI bus connector 2
PCI bus connector 1
AGP universal connector
Diskette drive
Primary IDE
Secondary IDE
A
Figure 15. Add-in Board and Peripheral Interface Connectors
Present only on D815EFV boards
B
C
D
H G
E
2
1
2
1
2
1
F
Reference Designator
J9B1
J9B2
J8B2
J7B1
J6C1
J6H2
J6H1
J6G2
33
34
40
39
39
40
For more information see:
Table 41
Table 39
Table 40
Table 40
Table 40
Table 42
Table 43
Table 43
OM11473
Technical Reference
73