Z8601720ASG Zilog, Z8601720ASG Datasheet - Page 58
Z8601720ASG
Manufacturer Part Number
Z8601720ASG
Description
IC PCMCIA INTERFACE 100-VQFP
Manufacturer
Zilog
Datasheets
1.Z1601720ASC1868.pdf
(138 pages)
2.Z1601720ASG1868.pdf
(134 pages)
3.Z1601720ASG1868.pdf
(138 pages)
Specifications of Z8601720ASG
Applications
*
Interface
*
Voltage - Supply
*
Package / Case
*
Mounting Type
Surface Mount
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 58 of 134
- Download datasheet (2Mb)
44
EEPROM Register
Address: SELECT 04h
Name: Interface Configuration Register 3
Type: Read/Write
RM001102-0901
Bit Placement
Bit 0
Bit 1
Bit 2
Bit 3
Bit 4
Bit 5
Bit 6
Bit 7
Z86017/Z16017 PCMCIA Interface Solution
Reference Manual
Table 20.
Bit Name
SEL_PRIMARY_1x
SEL_PRINARY_3x
SEL_SECOND_1x
SEL_SECOND_3x
STR_RST
EN_DIS_RST
EN_PDIAG_INT
EN_PDIAG_EXT
Interface Configuration Register 3: Address 04h
Description
Enables IDE/PCMCIA access to primary task file
addresses 1F<0-7>. This bit is active when set to 1. On
Power-On Reset, this bit is set to 0.
Enables IDE/PCMCIA access to primary task file
addresses 3F<6-7>. Active when set to 1. On Power-On
Reset, this bit is set to 0 (Table 21).
Enables IDE/PCMCIA access to secondary task file
addresses 17<0-7>. Active when set to 1. On Power-On
Reset, this bit is set to 0.
Enables IDE/PCMCIA access to secondary task file
addresses 37<0-7>. Active when set to 1. On Power-On
Reset, this bit is set to 0.
Switching this bit from Low to High to Low again forces
the ZX6017 to check the level on PC_ATA/HOE pin and
latch the mode. This bit is active when set to 1. On Power-
On Reset, this bit is set to 0.
Disable PCMCIA reset. This bit is active when set to 1.
Resets from the PCMCIA bus are not allowed. On Power-
On Reset, this bit is set to 0 (Table 22).
When this bit is set to 1, PDIAG is generated internally. On
Power-On Reset, this bit is set to 0. Also see Registers 02h
and 07h (Table 14 and Table 26).
When this bit is set to 1, PDIAG is generated externally
through the AT_PDIAG pin on the local AT side. On
Power-On Reset, this bit is set to 0. Also see Registers 02h
and 07h (Table 14 and Table 26).
Programming Internal Registers
Related parts for Z8601720ASG
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Z86017 And Z16017 Mcus
Manufacturer:
ZiLOG Semiconductor
Datasheet:
Part Number:
Description:
Communication Controllers, ZILOG INTELLIGENT PERIPHERAL CONTROLLER (ZIP)
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
KIT DEV FOR Z8 ENCORE 16K TO 64K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 8K/4K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 4K TO 8K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
CMOS Z8 microcontroller. ROM 16 Kbytes, RAM 256 bytes, speed 16 MHz, 32 lines I/O, 3.0V to 5.5V
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Low-cost microcontroller. 512 bytes ROM, 61 bytes RAM, 8 MHz
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Z8 4K OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
CMOS SUPER8 ROMLESS MCU
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
OTP (KB) = 1, RAM = 125, Speed = 12, I/O = 14, 8-bit Timers = 2, Comm Interfaces Other Features = Por, LV Protect, Voltage = 4.5-5.5V
Manufacturer:
Zilog, Inc.
Datasheet: