PCA9547D,112 NXP Semiconductors, PCA9547D,112 Datasheet - Page 9

• Manufacturer Part Number: PCA9547D,112
• Description: IC MUX 8CH I2C BUS 24-SOIC
• Manufacturer: NXP Semiconductors

Specifications of PCA9547D,112

• Package / Case: 24-SOIC (7.5mm Width)
• Applications: Translating Multiplexer
• Interface: I²C, SMBus
• Voltage - Supply: 2.3 V ~ 3.6 V, 4.5 V ~ 5.5 V
• Mounting Type: Surface Mount
• Product: Multiplexer
• Logic Family: PCA
• Number Of Lines (input / Output): 4.0 / 16.0
• Propagation Delay Time: 0.3 ns
• Supply Voltage (max): 5.5 V
• Supply Voltage (min): 2.3 V
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Mounting Style: SMD/SMT
• Number Of Input Lines: 4.0
• Number Of Output Lines: 16.0
• Power Dissipation: 400 mW
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: 568-3380-5; 935280788112; PCA9547D

NXP Semiconductors
7. Characteristics of the I
PCA9547_3
Product data sheet
7.1.1 START and STOP conditions
7.1 Bit transfer
The I
lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be
connected to a positive supply via a pull-up resistor when connected to the output stages
of a device. Data transfer may be initiated only when the bus is not busy.
One data bit is transferred during each clock pulse. The data on the SDA line must remain
stable during the HIGH period of the clock pulse as changes in the data line at this time
will be interpreted as control signals (see
Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW
transition of the data line while the clock is HIGH is defined as the START condition (S). A
LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP
condition (P)
Fig 8.
Fig 9.
2
C-bus is for 2-way, 2-line communication between different ICs or modules. The two
SDA
SCL
Bit transfer
Definition of START and STOP conditions
(seeFigure
START condition
2
SDA
SCL
C-bus
S
Rev. 03 — 10 July 2009
9.)
data valid
data line
stable;
Figure
allowed
change
of data
8-channel I
8).
2
C-bus multiplexer with reset
STOP condition
mba607
PCA9547
P
© NXP B.V. 2009. All rights reserved.
mba608
9 of 26