AD9948KCPZRL Analog Devices Inc, AD9948KCPZRL Datasheet - Page 9

• Manufacturer Part Number: AD9948KCPZRL
• Description: IC CCD SIGNAL PROCESSOR 40-LFCSP
• Manufacturer: Analog Devices Inc
• Type: CCD Signal Processor, 10-Bitr

Specifications of AD9948KCPZRL

• Input Type: Logic
• Output Type: Logic
• Interface: 3-Wire Serial
• Mounting Type: Surface Mount
• Package / Case: 40-LFCSP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Current - Supply: -
• Lead Free Status / RoHS Status: Compliant, Lead free / RoHS Compliant

SERIAL INTERFACE TIMING
All of the internal registers of the AD9948 are accessed through
a 3-wire serial interface. Each register consists of an 8-bit address
and a 24-bit data-word. Both the 8-bit address and 24-bit data-
word are written starting with the LSB. To write to each register,
a 32-bit operation is required, as shown in Figure 3a. Although
many registers are less than 24 bits wide, all 24 bits must be
written for each register. If the register is only 16 bits wide, then
the upper eight bits are don’t cares and may be filled with zeros
during the serial write operation. If fewer than 24 bits are written,
the register will not be updated with new data.
Figure 3b shows a more efficient way to write to the registers by
using the AD9948’s address auto-increment capability. Using
this method, the lowest desired address is written first, followed
by multiple 24-bit data-words. Each new 24-bit data-word will
be written automatically to the next highest register address. By
eliminating the need to write each 8-bit address, faster register
loading is achieved. Address auto-increment may be used start-
ing with any register location, and may be used to write to as
few as two registers or as many as the entire register space.
REV. 0
SDATA
SCK
SL
SDATA
SCK
NOTES
1. MULTIPLE SEQUENTIAL REGISTERS MAY BE LOADED CONTINUOUSLY.
2. THE FIRST (LOWEST ADDRESS) REGISTER ADDRESS IS WRITTEN, FOLLOWED BY MULTIPLE 24-BIT DATA-WORDS.
3. THE ADDRESS WILL AUTOMATICALLY INCREMENT WITH EACH 24-BIT DATA-WORD (ALL 24 BITS MUST BE WRITTEN).
4. SL IS HELD LOW UNTIL THE LAST DESIRED REGISTER HAS BEEN LOADED.
5. NEW DATA IS UPDATED AT EITHER THE SL RISING EDGE OR AT THE HD FALLING EDGE AFTER THE NEXT VD FALLING EDGE.
VD
HD
SL
A0
NOTES
1. INDIVIDUAL SDATA BITS ARE LATCHED ON SCK RISING EDGES.
2. ALL 32 BITS MUST BE WRITTEN: 8 BITS FOR ADDRESS AND 24 BITS FOR DATA.
3. IF THE REGISTER LENGTH IS <24 BITS, THEN DON’T CARE BITS MUST BE USED TO COMPLETE THE 24-BIT DATA LENGTH.
4. NEW DATA IS UPDATED AT EITHER THE SL RISING EDGE OR AT THE HD FALLING EDGE AFTER THE NEXT VD FALLING EDGE.
5. VD/HD UPDATE POSITION MAY BE DELAYED TO ANY HD FALLING EDGE IN THE FIELD USING THE UPDATE REGISTER.
1
A1
A0
2
1
t
DS
A2
A1
t
LS
3
2
A3
A2
4
8-BIT ADDRESS
3
A4
A3
5
4
t
A5
A4
DH
Figure 3b. Continuous Serial Write Operation
6
5
A6
A5
7
6
Figure 3a. Serial Write Operation
A7
A6
8
7
D0
A7
9
8
DATA FOR STARTING
REGISTER ADDRESS
D1
D0
10
9
D1
...
–9–
...
...
10
D2
COMPLETE REGISTER LISTING
All addresses and default values are expressed in hexadecimal.
All registers are VD/HD updated as shown in Figure 3a, except
for the registers indicated in Table I, which are SL updated.
Register
OPRMODE
CTLMODE
SW_RESET
TGCORE _RSTB
PREVENTUPDATE
VDHDEDGE
FIELDVAL
HBLKRETIME
CLPBLKOUT
CLPBLKEN
H1CONTROL
RGCONTROL
DRVCONTROL
SAMPCONTROL
DOUTPHASE
11
D22
D3
31
24-BIT DATA
12
D23
32
...
...
...
...
...
D0
33
D21
Table I. SL-Updated Registers
D1
REGISTER ADDRESS
34
SL UPDATED
30
DATA FOR NEXT
D22 D23
t
LH
...
...
...
31
Description
AFE Operation Modes
AFE Control Modes
Software Reset Bit
Reset Bar Signal for Internal TG Core
Prevents Update of Registers
VD/HD Active Edge
Resets Internal Field Pulse
Retimes the HBLK to Internal Clock
CLP/BLK Output Pin Select
Enables CLP/BLK Output Pin
H1/H2 Polarity Control
H1 Positive Edge Location
H1 Negative Edge Location
H1 Drive Current
H2 Drive Current
32
D22 D23
55
56
D0
VD/HD UPDATED
57
D1
58
AD9948
D2
59
...
...
...