1323XDSK-BDM Freescale Semiconductor, 1323XDSK-BDM Datasheet - Page 14

no-image

1323XDSK-BDM

Manufacturer Part Number
1323XDSK-BDM
Description
1323X DEVELOPER KIT BDM
Manufacturer
Freescale Semiconductor
Series
-r
Type
Transceiver, Microcontrollerr
Datasheets

Specifications of 1323XDSK-BDM

Frequency
2.4GHz
Kit Application Type
Wireless Connectivity
Application Sub Type
RF Transceiver
Rohs Compliant
Yes
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
For Use With/related Products
MC1323x
8.4
The MC1323x has one serial peripheral interface module. The SPI is a synchronous serial data
input/output port used for interfacing with serial memories, peripheral devices, or other processors. The
SPI allows an 8-bit serial bit stream to be shifted simultaneously into and out of the device at a
programmed bit-transfer rate (called 4-wire mode). There are four pins associated with the SPI port
(SPCLK, MOSI, MISO, and SS).
The SPI module can be programmed for master or slave operation. It also supports a 3-wire mode where
for master mode the MOSI becomes MOMI, a bidirectional data pin, and for slave mode the MISO
becomes SISO, a bidirectional data pin. In 3-wire mode, data is only transferred in one direction at a time.
The SPI bit clock is derived from the peripheral input clock with a maximum 16 MHz operation. A
programmable prescaler (maximum divide-by-8) drives a second baud rate programmable divider
(maximum divide-by-256) to develop the bit clock. The maximum SPI transfer rate is 8 MHz.
Features of SPI module include:
8.5
The MC1323x has one inter-integrated circuit interface module that provides a method of communication
between a number of other integrated circuits. The IIC Bus interface provides a bidirectional, 2-pin (SDA
bus data and SCL bus clock) serial bus designed to operate up to 100 kbps with maximum bus loading and
timing. The module is capable of operating at higher baud rates, up to a maximum of peripheral clock/20
(800 kbps), with reduced bus loading.
Features of IIC module include:
14
Receiver wake-up by idle-line or address-mark
Optional 13-bit break character generation / 11-bit break character detection
Selectable transmitter output polarity
Master or slave mode operation
Full-duplex or single-wire bidirectional option
8-Bit only transfer size
Programmable transmit bit rate (8 MHz max)
Double-buffered transmit and receive
Serial clock phase and polarity options (supports all 4 options)
Optional slave select output
Selectable MSB-first or LSB-first shifting
Compatible with IIC bus standard
Multi-master operation
Software programmable clock frequencies
Software selectable acknowledge bit
Interrupt driven byte-by-byte data transfer
Serial Peripheral Interface (SPI) Module
Inter-integrated Circuit (IIC) Interface Module
MC1323x Advance Information, Rev. 1.2
Freescale Semiconductor

Related parts for 1323XDSK-BDM