PSB3186HV14XP Lantiq, PSB3186HV14XP Datasheet - Page 98
![](/photos/31/31/313132/64pin_mqfp_sml.jpg)
PSB3186HV14XP
Manufacturer Part Number
PSB3186HV14XP
Description
Manufacturer
Lantiq
Datasheet
1.PSB3186HV14XP.pdf
(200 pages)
Specifications of PSB3186HV14XP
Number Of Line Interfaces
1
Control Interface
HDLC
Lead Free Status / Rohs Status
Compliant
- Current page: 98 of 200
- Download datasheet (4Mb)
Figure 56
The Stop/Go bit is available to other layer-2 devices connected to the IOM-2 interface to
determine if they can access the S/T bus D channel.
The access to the D-channel is controlled by a priority mechanism which ensures that all
competing TEs are given a fair access chance. This priority mechanism discriminates
among the kind of information exchanged and information exchange history: Layer-2
frames are transmitted in such a way that signalling information is given priority (priority
class 1) over all other types of information exchange (priority class 2). Furthermore, once
a TE having successfully completed the transmission of a frame, it is assigned a lower
level of priority of that class. The TE is given back its normal level within a priority class
when all TEs have had an opportunity to transmit information at the normal level of that
priority class.
The priority mechanism is based on a rather simple method: A TE not transmitting
layer-2 frames sends binary 1s on the D-channel. As layer-2 frames are delimited by
flags consisting of the binary pattern “01111110” and zero bit insertion is used to prevent
flag imitation, the D-channel may be considered idle if more than seven consecutive 1s
are detected on the D-channel. Hence by monitoring the D echo channel, the TE may
determine if the D-channel is currently used by another TE or not.
A TE may start transmission of a layer-2 frame first when a certain number of
consecutive 1s has been received on the echo channel. This number is fixed to 8 in
priority class 1 and to 10 in priority class 2 for the normal level of priority; for the lower
level of priority the number is increased by 1 in each priority class, i.e. 9 for class 1 and
11 for class 2.
A TE, when in the active condition, is monitoring the D echo channel, counting the
number of consecutive binary 1s. If a 0 bit is detected, the TE restarts counting the
number of consecutive binary 1s. If the required number of 1s according to the actual
level of priority has been detected, the TE may start transmission of an HDLC frame. If
a collision occurs, the TE immediately shall cease transmission, return to the D-channel
monitoring state, and send 1s over the D-channel.
Data Sheet
DD
B1
Structure of Last Octet of Ch2 on DD
B2
MON0
D
CI0
MR
MX
IC1
Stop/Go
E
IC2
E
98
S/G A/B
MON1
Available/Blocked
CI1
Description of Functional Blocks
MR
MX
S/G
ISAC-SX TE
ITD09693
PSB 3186
2003-01-30
A/B
Related parts for PSB3186HV14XP
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![PSB31](/images/no-image3.png)
Part Number:
Description:
Single Phase Rectifier Bridges
Manufacturer:
POWERSEM [Powersem GmbH]
Datasheet:
![PEB22811H-V13X](/images/manufacturer_photos/0/3/379/lantiq_tmb.jpg)
Part Number:
Description:
Manufacturer:
Lantiq
Datasheet:
![ADM6996L-AA-T-1](/images/manufacturer_photos/0/3/379/lantiq_tmb.jpg)
Part Number:
Description:
Manufacturer:
Lantiq
Datasheet: