WM8311GEB/V Wolfson Microelectronics, WM8311GEB/V Datasheet - Page 148

• Manufacturer Part Number: WM8311GEB/V
• Description: POWER MANAGEMENT SUBSYSTEM, 121BGA
• Manufacturer: Wolfson Microelectronics

Specifications of WM8311GEB/V

• Supply Voltage: 5.5V
• No. Of Step-down Dc - Dc Converters: 4
• No. Of Ldo Regulators: 7
• Digital Ic Case Style: BGA
• No. Of Pins: 121
• No. Of Regulated Outputs: 9
• Operating Temperature Range: -40°C To
• Rohs Compliant: Yes
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

WM8311
Figure 36 Interrupt Logic
23.1 PRIMARY INTERRUPTS
w
The interrupt logic is illustrated in Figure 36.
Following the assertion of the IRQ
determine which primary interrupt caused the event by reading the primary interrupt register R16400
(4010h). This register is defined in Section 23.1.
After reading the primary interrupt register, the host processor must read the corresponding
secondary interrupt register(s) in order to determine which specific event caused the IRQ
asserted. The host processor clears the secondary interrupt bit by writing a logic 1 to that bit.
The primary interrupts are defined in Table 91. These bits are Read Only. They are set when any of
the associated unmasked secondary interrupts is set. They can only be reset when all of the
associated secondary resets are cleared or masked.
Each primary interrupt can be masked. When a mask bit is set, the corresponding primary interrupt is
masked and does not cause the IRQ
are valid regardless of whether the mask bit is set. The primary interrupts are all masked by default.
R16400
(4010h)
System
Interrupts
ADDRESS
BIT
15
14
13
12
11
10
9
PS_INT
TEMP_INT
GP_INT
ON_PIN_INT
WDOG_INT
TCHDATA_INT
TCHPD_INT
¯ ¯ ¯ pin to be asserted. The primary interrupt bits in R16408 (4018h)
¯ ¯ ¯ pin to indicate an Interrupt event, the host processor can
LABEL
Power State primary interrupt
0 = No interrupt
1 = Interrupt is asserted
Thermal primary interrupt
0 = No interrupt
1 = Interrupt is asserted
GPIO primary interrupt
0 = No interrupt
1 = Interrupt is asserted
ON Pin primary interrupt
0 = No interrupt
1 = Interrupt is asserted
Watchdog primary interrupt
0 = No interrupt
1 = Interrupt is asserted
Touch Panel Data primary interrupt
0 = No interrupt
1 = Interrupt is asserted
Touch Panel Pen Down primary interrupt
0 = No interrupt
PP, December 2009, Rev 3.0
DESCRIPTION
Pre-Production
¯ ¯ ¯ pin to be
148