PIC24HJ128GP510-I/PT Microchip Technology Inc., PIC24HJ128GP510-I/PT Datasheet - Page 25

no-image

PIC24HJ128GP510-I/PT

Manufacturer Part Number
PIC24HJ128GP510-I/PT
Description
MCU, 16-Bit, 128KB Flash, 8KB RAM, 85 I/O, TQFP-100
Manufacturer
Microchip Technology Inc.
Datasheet

Specifications of PIC24HJ128GP510-I/PT

A/d Inputs
32 Channel, 12-Bit
Cpu Speed
40 MIPS
Eeprom Memory
0 Bytes
Input Output
85
Interface
CAN/I2C/SPI/UART
Memory Type
Flash
Number Of Bits
16
Number Of Inputs
85
Number Of Pins
100
Package Type
100-pin TQFP
Programmable Memory
128K Bytes
Ram Size
8K Bytes
Speed
40 MIPS
Timers
9-16-bit, 4-32-bit
Voltage, Range
3-3.6 V
Voltage, Rating
3-3.6 V
Lead Free Status / Rohs Status
RoHS Compliant part Electrostatic Device

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC24HJ128GP510-I/PT
Manufacturer:
MICROCHIP
Quantity:
260
Part Number:
PIC24HJ128GP510-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC24HJ128GP510-I/PT
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
3.0
The PIC24HJXXXGPX06/X08/X10 architecture fea-
tures separate program and data memory spaces and
buses. This architecture also allows the direct access
of program memory from the data space during code
execution.
© 2007 Microchip Technology Inc.
Note:
MEMORY ORGANIZATION
This data sheet summarizes the features
of this group of PIC24HJXXXGPX06/X08/
X10 devices. It is not intended to be a
comprehensive reference source. To com-
plement the information in this data sheet,
refer to the “PIC24H Family Reference
Manual”. Refer to the Microchip web site
(www.microchip.com)
PIC24H
sections.
Family
Reference
for
the
PIC24HJXXXGPX06/X08/X10
Manual
latest
3.1
The
PIC24HJXXXGPX06/X08/X10 devices is 4M instructions.
The space is addressable by a 24-bit value derived from
either the 23-bit Program Counter (PC) during program
execution, or from table operation or data space remap-
ping as described in Section 3.4 “Interfacing Program
and Data Memory Spaces”.
User access to the program memory space is restricted
to the lower half of the address range (0x000000 to
0x7FFFFF). The exception is the use of TBLRD/TBLWT
operations, which use TBLPAG<7> to permit access to
the Configuration bits and Device ID sections of the
configuration memory space.
Memory maps for the PIC24HJXXXGPX06/X08/X10
family of devices are shown in Figure 3-1.
program
Program Address Space
address
memory
DS70175F-page 23
space
of
the

Related parts for PIC24HJ128GP510-I/PT