LTC1343CGW#TRPBF Linear Technology, LTC1343CGW#TRPBF Datasheet - Page 14

• Manufacturer Part Number: LTC1343CGW#TRPBF
• Description: IC TXRX SOFTWARE-SELECTBL 44SSOP
• Manufacturer: Linear Technology
• Type: Transceiverr

Specifications of LTC1343CGW#TRPBF

• Number Of Drivers/receivers: 4/4
• Protocol: Multiprotocol
• Voltage - Supply: 4.75 V ~ 5.25 V
• Mounting Type: Surface Mount
• Package / Case: 44-SSOP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

LTC1343
APPLICATIONS
Echoed Clock Mode
The LTC1343 contains the logic to generate the echoed
clock when using a serial controller with only two clock
pins. Figure 23 shows the chip in both the DTE and DCE
echoed clock in EIA-530 mode. The control signals are not
shown. The echoed clock configuration is selected by
pulling the EC pin low. On the DTE side the transmit clock
TXC receiver output is connected to the echoed clock,
SCTE, driver input. The TXC pin on the serial controller is
configured as an input. On the DCE side, the transmit clock
from the serial controller is used to generate both TXC and
RXC. A phase inverter is placed in the TXC signal path on
both the DTE and DCE side to help correct phase problems
with long cables. If the Invert pin is high, the phase of the
data is inverted.
14
CONTROLLER
SERIAL
INVERT
RXC
RXD
TXD
TXC
TM
LL
LTC1343
1
0
U
1
0
DTE
INFORMATION
U
0
D1
D2
D3
D4
R1
R2
R3
1
R4
0
0
W
Figure 23. EIA-530 Echoed Clock Configuration
1 0 1 0 0
LTC1344
103
103
103
U
SCTE
RXD
TXD
TXC
RXC
TM
LL
Loop-Back
The LTC1343 contains logic for placing the interface into
a loop-back configuration for testing. Both DTE and DCE
loop-back configurations are supported. Figure 24 shows
a complete DTE interface in the loop-back configuration
with the EC pin pulled high. The loop-back configuration is
selected by pulling the LB pin low. Both the line side and
logic side signals are looped back. The DCE loop-back
configuration is shown in Figure 25.
If the echoed clock mode is selected by pulling EC low, D3
becomes an output and is connected to receiver 2’s output
R3 in DTE mode as shown in Figure 26. In the echoed clock
DCE loop-back mode, driver 4 is connected to driver 3’s
input D3 as shown in Figure 27.
1 0 1 1 0
LTC1344
103
103
1
0
R3
R4
R2
R1
1
D4
D3
D2
D1
DCE
0
1
1
LTC1343
0
0
LL
RXD
RXC
INVERT
TXC
TXD
TM
CONTROLLER
SERIAL
1343 F23