PIC16F88-I/SO Microchip Technology Inc., PIC16F88-I/SO Datasheet - Page 107

no-image

PIC16F88-I/SO

Manufacturer Part Number
PIC16F88-I/SO
Description
18 PIN, 7 KB FLASH, 368 RAM, 16 I/O
Manufacturer
Microchip Technology Inc.
Datasheet

Specifications of PIC16F88-I/SO

A/d Inputs
7-Channel, 10-Bit
Comparators
2
Cpu Speed
5 MIPS
Eeprom Memory
256 Bytes
Input Output
16
Interface
I2C/SPI/USART
Memory Type
Flash
Number Of Bits
8
Package Type
18-pin SOIC
Programmable Memory
7K Bytes
Ram Size
368 Bytes
Speed
20 MHz
Timers
2-8-bit, 1-16-bit
Voltage, Range
2-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part Electrostatic Device

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC16F88-I/SO
Manufacturer:
ROHM
Quantity:
15 000
Part Number:
PIC16F88-I/SO
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC16F88-I/SO
0
When setting up an asynchronous reception, follow
these steps:
1.
2.
3.
4.
5.
TABLE 11-8:
 2005 Microchip Technology Inc.
0Bh, 8Bh,
10Bh,18Bh
0Ch
18h
1Ah
8Ch
98h
99h
Legend:
Note 1:
Address
Initialize the SPBRG register for the appropriate
baud rate. If a high-speed baud rate is desired,
set bit BRGH (Section 11.1 “AUSART Baud
Rate Generator (BRG)”).
Enable the asynchronous serial port by clearing
bit SYNC and setting bit SPEN.
If interrupts are desired, then set enable bit
RCIE.
If 9-bit reception is desired, then set bit RX9.
Enable the reception by setting bit CREN.
x = unknown, - = unimplemented locations read as ‘0’. Shaded cells are not used for asynchronous reception.
This bit is only implemented on the PIC16F88. The bit will read ‘0’ on the PIC16F87.
INTCON
PIR1
RCSTA
RCREG AUSART Receive Data Register
PIE1
TXSTA
SPBRG Baud Rate Generator Register
Name
REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION
CSRC
SPEN
Bit 7
GIE
ADIE
ADIF
PEIE
Bit 6
RX9
TX9
(1)
(1)
TMR0IE INT0IE
SREN
TXEN
RCIE
RCIF
Bit 5
CREN ADDEN
SYNC
TXIF
TXIE
Bit 4
SSPIF
SSPIE
RBIE
Bit 3
6.
7.
8.
9.
10. If using interrupts, ensure that GIE and PEIE
TMR0IF
CCP1IF TMR2IF TMR1IF
CCP1IE TMR2IE TMR1IE
BRGH
FERR
Bit 2
Flag bit RCIF will be set when reception is com-
plete and an interrupt will be generated if enable
bit RCIE is set.
Read the RCSTA register to get the ninth bit (if
enabled) and determine if any error occurred
during reception.
Read the 8-bit received data by reading the
RCREG register.
If any error occurred, clear the error by clearing
enable bit CREN.
(bits 7 and 6) of the INTCON register are set.
INT0IF
OERR
TRMT
Bit 1
RX9D
TX9D
RBIF
Bit 0
PIC16F87/88
0000 000x
-000 0000
0000 000x
0000 0000
-000 0000
0000 -010
0000 0000
POR, BOR
Value on:
DS30487C-page 105
0000 000u
-000 0000
0000 000x
0000 0000
-000 0000
0000 -010
0000 0000
Value on
all other
Resets

Related parts for PIC16F88-I/SO