PIC18F2510-I/ML Microchip Technology Inc., PIC18F2510-I/ML Datasheet - Page 135

• Manufacturer Part Number: PIC18F2510-I/ML
• Description: Microcontroller; 32 KB Flash; 1024 RAM; 0 EEPROM; 21 I/O; 28-Pin-QFN
• Manufacturer: Microchip Technology Inc.

Specifications of PIC18F2510-I/ML

• A/d Inputs: 10-Channel, 10-Bit
• Comparators: 2
• Cpu Speed: 10 MIPS
• Eeprom Memory: 0 Bytes
• Input Output: 21
• Interface: I2C/SPI/USART
• Memory Type: Flash
• Number Of Bits: 8
• Package Type: 28-pin QFN
• Programmable Memory: 32K Bytes
• Ram Size: 1.5K Bytes
• Speed: 40 MHz
• Timers: 1-8-bit, 3-16-bit
• Voltage, Range: 2-5.5 V
• Lead Free Status / Rohs Status: RoHS Compliant part Electrostatic Device

14.4
The Enhanced PWM mode provides additional PWM
output options for a broader range of control applica-
tions. The module is a backward compatible version of
the standard CCP module and offers up to four outputs,
designated P1A through P1D. Users are also able to
select the polarity of the signal (either active-high or
active-low). The module’s output mode and polarity are
configured
CCP1M3:CCP1M0 bits of the CCP1CON register.
Figure 14-1 shows a simplified block diagram of PWM
operation. All control registers are double-buffered and
are loaded at the beginning of a new PWM cycle (the
period boundary when Timer2 resets) in order to pre-
vent glitches on any of the outputs. The exception is the
PWM Delay register, ECCP1DEL, which is loaded at
either the duty cycle boundary or the period boundary
(whichever comes first). Because of the buffering, the
module waits until the assigned timer resets instead of
starting immediately. This means that Enhanced PWM
waveforms do not exactly match the standard PWM
waveforms, but are instead offset by one full instruction
cycle (4 T
As before, the user must manually configure the
appropriate TRIS bits for output.
FIGURE 14-1:
© 2006 Microchip Technology Inc.
Enhanced PWM Mode
OSC
Note: The 8-bit TMR2 register is concatenated with the 2-bit internal Q clock, or 2 bits of the prescaler, to create the 10-bit
CCPR1H (Slave)
Duty Cycle Registers
).
Comparator
by
CCPR1L
TMR2
time base.
PR2
Comparator
setting
SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODULE
(Note 1)
the
Clear Timer,
set CCP1 pin and
latch D.C.
CCP1CON<5:4>
P1M1:P1M0
R
S
P1M1<1:0>
Q
and
Preliminary
PIC18F45J10 FAMILY
ECCP1DEL
Controller
14.4.1
The PWM period is specified by writing to the PR2
register. The PWM period can be calculated using the
following equation.
EQUATION 14-1:
PWM frequency is defined as 1/[PWM period]. When
TMR2 is equal to PR2, the following three events occur
on the next increment cycle:
• TMR2 is cleared
• The CCP1 pin is set (if PWM duty cycle = 0%, the
• The PWM duty cycle is copied from CCPR1L into
Output
2
CCP1/P1A
CCP1 pin will not be set)
CCPR1H
Note:
P1B
P1C
P1D
PWM Period =
CCP1M<3:0>
4
PWM PERIOD
The Timer2 postscaler (see Section 12.0
“Timer2 Module”) is not used in the
determination of the PWM frequency. The
postscaler could be used to have a servo
update rate at a different frequency than
the PWM output.
TRISx<x>
TRISx<x>
TRISx<x>
TRISx<x>
[(PR2) + 1] • 4 • T
(TMR2 Prescale Value)
DS39682B-page 133
CCP1/P1A
P1B
P1C
P1D
OSC
•