PIC18F252-I/SP Microchip Technology Inc., PIC18F252-I/SP Datasheet - Page 185

no-image

PIC18F252-I/SP

Manufacturer Part Number
PIC18F252-I/SP
Description
Microcontroller; 32 KB Flash; 1536 RAM; 256 EEPROM; 25 I/O; 28-Pin-SPDIP
Manufacturer
Microchip Technology Inc.
Datasheet

Specifications of PIC18F252-I/SP

A/d Inputs
5-Channel, 10-Bit
Comparators
2
Cpu Speed
10 MIPS
Eeprom Memory
256 Bytes
Input Output
25
Interface
I2C/SPI/USART
Memory Type
Flash
Number Of Bits
8
Package Type
28-pin SPDIP
Programmable Memory
32K Bytes
Ram Size
1.5K Bytes
Speed
40 MHz
Timers
1-8-bit, 3-16-bit
Voltage, Range
2-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part Electrostatic Device

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F252-I/SP
Manufacturer:
PANASONIC
Quantity:
35 000
Part Number:
PIC18F252-I/SP
Manufacturer:
MICP0CRIP
Quantity:
5 510
Part Number:
PIC18F252-I/SP
Manufacturer:
MIC
Quantity:
20 000
Company:
Part Number:
PIC18F252-I/SP
Quantity:
7
The analog reference voltage is software selectable to
either the device’s positive and negative supply voltage
(V
V
The A/D converter has a unique feature of being able
to operate while the device is in SLEEP mode. To oper-
ate in SLEEP, the A/D conversion clock must be
derived from the A/D’s internal RC oscillator.
The output of the sample and hold is the input into the
converter, which generates the result via successive
approximation.
A device RESET forces all registers to their RESET
state. This forces the A/D module to be turned off and
any conversion is aborted.
FIGURE 17-1:
© 2006 Microchip Technology Inc.
REF
DD
* These channels are implemented only on the PIC18F4X2 devices.
+ pin and RA2/AN2/V
and V
Converter
SS
10-bit
A/D
), or the voltage level on the RA3/AN3/
Reference
Voltage
A/D BLOCK DIAGRAM
REF
- pin.
V
V
REF
REF
-
+
(Input Voltage)
PCFG<3:0>
V
AIN
V
DD
V
Each port pin associated with the A/D converter can be
configured as an analog input (RA3 can also be a
voltage reference) or as a digital I/O.
The ADRESH and ADRESL registers contain the result
of the A/D conversion. When the A/D conversion is
complete, the result is loaded into the ADRESH/
ADRESL registers, the GO/DONE bit (ADCON0<2>) is
cleared, and A/D interrupt flag bit, ADIF is set. The block
diagram of the A/D module is shown in Figure 17-1.
SS
CHS<2:0>
111
110
101
100
011
010
001
000
PIC18FXX2
DS39564C-page 183
AN7*
AN2
AN1
AN0
AN6*
AN5*
AN4
AN3

Related parts for PIC18F252-I/SP