PIC12F629-I/SN Microchip Technology Inc., PIC12F629-I/SN Datasheet - Page 66

• Manufacturer Part Number: PIC12F629-I/SN
• Description: 8 PIN, 1.75 KB FLASH, 64 RAM, 6 I/O
• Manufacturer: Microchip Technology Inc.

Specifications of PIC12F629-I/SN

• Comparators: 1
• Cpu Speed: 5 MIPS
• Eeprom Memory: 128 Bytes
• Input Output: 5
• Memory Type: Flash
• Number Of Bits: 8
• Package Type: 8-pin SOIC-N
• Programmable Memory: 1.75K Bytes
• Ram Size: 64 Bytes
• Speed: 20 MHz
• Timers: 1-8-bit, 1-16-bit
• Voltage, Range: 2-5.5 V
• Lead Free Status / Rohs Status: RoHS Compliant part Electrostatic Device

PIC12F629/675
TABLE 9-8:
9.5
During an interrupt, only the return PC value is saved
on the stack. Typically, users may wish to save key
registers during an interrupt, e.g., W register and
STATUS register. This must be implemented in
software.
Example 9-2 stores and restores the STATUS and W
registers. The user register, W_TEMP, must be defined
in both banks and must be defined at the same offset
from the bank base address (i.e., W_TEMP is defined
at 0x20 in Bank 0 and it must also be defined at 0xA0
in Bank 1). The user register, STATUS_TEMP, must be
defined in Bank 0. The Example 9-2:
• Stores the W register
• Stores the STATUS register in Bank 0
• Executes the ISR code
• Restores the STATUS (and bank select bit
• Restores the W register
EXAMPLE 9-2:
DS41190C-page 64
0Bh, 8Bh INTCON
0Ch
8Ch
Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends upon condition.
MOVWF
SWAPF
BCF
MOVWF
SWAPF
MOVWF
SWAPF
SWAPF
Address
register)
:
:(ISR)
:
W_TEMP
STATUS,W
STATUS,RP0
STATUS_TEMP
STATUS_TEMP,W;swap STATUS_TEMP register into
STATUS
W_TEMP,F
W_TEMP,W
Context Saving During Interrupts
Shaded cells are not used by the Interrupt module.
PIR1
PIE1
Name
SUMMARY OF INTERRUPT REGISTERS
EEIE
;copy W to temp register,
;swap status to be saved into W
;change to bank 0 regardless of
;save status to bank 0 register
;move W into STATUS register
;swap W_TEMP
;swap W_TEMP into W
Bit 7
EEIF
GIE
SAVING THE STATUS AND
W REGISTERS IN RAM
could be in either bank
current bank
W, sets bank to original state
PEIE
ADIF
ADIE
Bit 6
Bit 5
T0IE
—
—
INTE
Bit 4
—
—
CMIF
CMIE
GPIE
Bit 3
9.6
The Watchdog Timer is a free running, on-chip RC
oscillator, which requires no external components. This
RC oscillator is separate from the external RC oscillator
of the CLKIN pin and INTOSC. That means that the
WDT will run, even if the clock on the OSC1 and OSC2
pins of the device has been stopped (for example, by
execution of a
operation, a WDT time-out generates a device RESET.
If the device is in SLEEP mode, a WDT time-out
causes the device to wake-up and continue with normal
operation. The WDT can be permanently disabled by
programming the configuration bit WDTE as clear
(Section 9.1).
9.6.1
The WDT has a nominal time-out period of 18 ms, (with
no prescaler). The time-out periods vary with tempera-
ture, V
DC specs). If longer time-out periods are desired, a
prescaler with a division ratio of up to 1:128 can be
assigned to the WDT under software control by writing
to the OPTION register. Thus, time-out periods up to
2.3 seconds can be realized.
The
and the prescaler, if assigned to the WDT, and prevent
it from timing out and generating a device RESET.
The TO bit in the STATUS register will be cleared upon
a Watchdog Timer time-out.
9.6.2
It should also be taken in account that under worst case
conditions (i.e., V
WDT prescaler) it may take several seconds before a
WDT time-out occurs.
Bit 2
T0IF
CLRWDT
—
—
DD
Watchdog Timer (WDT)
and process variations from part to part (see
WDT PERIOD
WDT PROGRAMMING
CONSIDERATIONS
Bit 1
INTF
—
—
and
SLEEP
DD
SLEEP
= Min., Temperature = Max., Max.
TMR1IF 00-- 0--0 00-- 0--0
TMR1IE 00-- 0--0 00-- 0--0
GPIF
Bit 0
 2003 Microchip Technology Inc.
instruction). During normal
instructions clear the WDT
0000 0000 0000 000u
POR, BOD
Value on
Value on all
RESETS
other