PIC16F73-I/SP Microchip Technology Inc., PIC16F73-I/SP Datasheet - Page 26

no-image

PIC16F73-I/SP

Manufacturer Part Number
PIC16F73-I/SP
Description
28 PIN, 7 KB FLASH, 192 RAM, 22 I/O
Manufacturer
Microchip Technology Inc.
Datasheet

Specifications of PIC16F73-I/SP

A/d Inputs
5-Channel, 8-Bit
Cpu Speed
5 MIPS
Eeprom Memory
0 Bytes
Input Output
22
Interface
I2C/SPI/USART
Memory Type
Flash
Number Of Bits
8
Package Type
28-pin SPDIP
Programmable Memory
7K Bytes
Ram Size
192 Bytes
Speed
20 MHz
Timers
2-8-bit, 1-16-bit
Voltage, Range
2-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part Electrostatic Device

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC16F73-I/SP
Manufacturer:
MICROCHIP
Quantity:
10 000
Part Number:
PIC16F73-I/SP
Manufacturer:
MICROCHI
Quantity:
8 000
Part Number:
PIC16F73-I/SP
Manufacturer:
MICROCH
Quantity:
2 142
Part Number:
PIC16F73-I/SP
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC16F73-I/SP
0
Company:
Part Number:
PIC16F73-I/SP
Quantity:
5 000
Part Number:
PIC16F73-I/SP4AP
Manufacturer:
BB
Quantity:
90
PIC16F7X
2.2.2.6
The PIE2 register contains the individual enable bits for
the CCP2 peripheral interrupt.
REGISTER 2-6:
2.2.2.7
The PIR2 register contains the flag bits for the CCP2
interrupt.
REGISTER 2-7:
DS30325B-page 24
bit 7-1
bit 0
bit 7-1
bit 0
PIE2 Register
PIR2 Register
PIE2 REGISTER (ADDRESS 8Dh)
PIR2 REGISTER (ADDRESS 0Dh)
Legend:
R = Readable bit
- n = Value at POR reset
Legend:
R = Readable bit
- n = Value at POR reset
Unimplemented: Read as '0'
CCP2IF: CCP2 Interrupt Flag bit
Capture mode:
1 = A TMR1 register capture occurred (must be cleared in software)
0 = No TMR1 register capture occurred
Compare mode:
1 = A TMR1 register compare match occurred (must be cleared in software)
0 = No TMR1 register compare match occurred
PWM mode:
Unused
bit 7
Unimplemented: Read as '0'
CCP2IE: CCP2 Interrupt Enable bit
1 = Enables the CCP2 interrupt
0 = Disables the CCP2 interrupt
bit 7
U-0
U-0
U-0
U-0
U-0
U-0
W = Writable bit
’1’ = Bit is set
W = Writable bit
’1’ = Bit is set
U-0
U-0
Note:
U = Unimplemented bit, read as ‘0’
’0’ = Bit is cleared
U = Unimplemented bit, read as ‘0’
’0’ = Bit is cleared
Interrupt flag bits are set when an interrupt
condition occurs, regardless of the state of
its corresponding enable bit or the global
enable bit, GIE (INTCON<7>). User soft-
ware should ensure the appropriate inter-
rupt flag bits are clear prior to enabling an
interrupt.
U-0
U-0
U-0
U-0
 2002 Microchip Technology Inc.
x = Bit is unknown
x = Bit is unknown
U-0
U-0
CCP2IE
CCP2IF
R/W-0
R/W-0
bit 0
bit 0

Related parts for PIC16F73-I/SP