UDT020A0X3-SRZ Lineage Power, UDT020A0X3-SRZ Datasheet - Page 31
![DC/DC Converters & Regulators 3-14.4Vin .6-5.5Vout 20A Neg SMT Digital](/photos/33/22/332257/microdlynx_sml.jpg)
UDT020A0X3-SRZ
Manufacturer Part Number
UDT020A0X3-SRZ
Description
DC/DC Converters & Regulators 3-14.4Vin .6-5.5Vout 20A Neg SMT Digital
Manufacturer
Lineage Power
Datasheet
1.UDT020A0X3-SRZ.pdf
(39 pages)
Specifications of UDT020A0X3-SRZ
Product
Non-Isolated / POL
Input Voltage Range
3 VDC to 14.4 VDC
Input Voltage (nominal)
12 V
Output Voltage (channel 1)
0.6 VDC to 5.5 VDC
Output Current (channel 1)
20 A
Output Voltage
0.6 VDC to 5.5 VDC
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Preliminary Data Sheet
May 10, 2011
Code
LINEAGE
Hex
D0
D4
D5
D6
A4
VOUT_CAL_OFFSET
MFR_SPECIFIC_00
VIN_CAL_OFFSET
VOUT_CAL_GAIN
POWER
MFR_VOUT_MIN
Command
Returns the minimum output voltage possible from the module (read only)
Returns module name and revision number information (read only)
Applies an offset to the READ_VOUT command results to calibrate out offset
errors in module measurements of the output voltage (between -125mV and
+124mV)
Applies a gain correction to the READ_VOUT command results to calibrate out
gain errors in module measurements of the output voltage (between -0.125 and
0.121)
Applies an offset correction to the READ_VIN command results to calibrate out
offset errors in module measurements of the input voltage (between -2V and
+1.968V)
3 – 14.4Vdc input; 0.45Vdc to 5.5Vdc output; 20A output current
20A Digital Micro DLynx
Default Value
Default Value
Default Value
Default Value
Default Value
Default Value
Default Value
Default Value
Default Value
Default Value
Bit Position
Bit Position
Bit Position
Bit Position
Bit Position
Bit Position
Bit Position
Bit Position
Bit Position
Bit Position
Function
Function
Function
Function
Function
Function
Function
Function
Function
Function
Access
Access
Access
Access
Access
Access
Access
Access
Access
Access
Format
Format
Format
Format
Format
Table 6 (continued)
r/w
r/w
r/w
V
V
V
7
0
7
0
7
1
7
0
7
7
7
1
7
7
1
7
0
r
r
r
r
r
r
r
Module Revision Number
r/w
r/w
V
V
6
0
6
1
6
1
6
0
6
0
6
6
1
6
6
1
6
0
r
r
r
r
r
r
r
r
Linear, two’s complement binary
Linear, two’s complement binary
Linear, two’s complement binary
Linear, two’s complement binary
Exponent
Exponent
Exponent
Brief Description
Module Name
r/w
r/w
r/w
V
V
V
5
0
5
1
5
1
5
0
5
0
5
5
0
5
5
0
5
r
r
r
r
r
r
r
TM
Unsigned Binary
: Non-isolated DC-DC Power Modules
r/w
r/w
r/w
Mantissa
Mantissa
Mantissa
Mantissa
Mantissa
4
0
4
0
4
0
4
0
4
0
4
V
4
0
4
V
4
1
4
V
r
r
r
r
r
r
r
r/w
r/w
r/w
r/w
V
V
V
V
3
0
3
0
3
1
3
0
3
0
3
3
0
3
3
3
r
r
r
r
r
r
r/w
r/w
r/w
V
V
V
2
0
2
1
2
0
2
1
2
0
2
2
0
2
2
0
2
r
r
r
r
r
r
r
Reserved
Mantissa
Mantissa
Mantissa
r/w
r/w
r/w
Reserved
V
V
V
1
1
1
1
1
0
1
1
1
0
1
1
0
1
1
0
1
r
r
r
r
r
r
r
r/w
r/w
r/w
r/w
r/w
V
V
V
V
V
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
r
r
r
r
r
Non-Volatile
Memory
Storage
YES
YES
YES
YES
YES
31