CY8C20160-SX2I Cypress Semiconductor Corp, CY8C20160-SX2I Datasheet - Page 27

IC CAPSENSE EXP 6 I/O 16-SOIC

CY8C20160-SX2I

Manufacturer Part Number
CY8C20160-SX2I
Description
IC CAPSENSE EXP 6 I/O 16-SOIC
Manufacturer
Cypress Semiconductor Corp
Series
CapSense Express™ CY8C20xxxr
Datasheet

Specifications of CY8C20160-SX2I

Package / Case
16-SOIC (3.9mm Width)
Controller Type
Capacitive Sensing Controller
Interface
I²C
Voltage - Supply
2.4 V ~ 5.25 V
Current - Supply
1.5mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Processor Series
CY8C201xx
Core
M8C
Data Ram Size
512 B
Interface Type
I2C
Maximum Clock Frequency
400 KHz
Number Of Programmable I/os
6
Number Of Timers
2
Operating Supply Voltage
2.4 V to 5.25 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Development Tools By Supplier
CY3218-CAPEXP1
Minimum Operating Temperature
- 40 C
Program Memory Type
Flash
Program Memory Size
2 KB
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
770-1000 - ISP 4PORT FOR CYPRESS PSOC MCU
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
428-2052-5

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY8C20160-SX2I
Manufacturer:
Cypress Semiconductor Corp
Quantity:
1 956
Part Number:
CY8C20160-SX2I
Manufacturer:
FREESCALE
Quantity:
8
Part Number:
CY8C20160-SX2I
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CY8C20160-SX2IT
Manufacturer:
CYPRESS
Quantity:
6 000
Part Number:
CY8C20160-SX2IT
Manufacturer:
CYP
Quantity:
20 000
AC I
Document Number: 001-54606 Rev. *E
F
t
t
t
t
t
t
t
t
t
I2C_SCL
I2C_SDA
Parameter
HDSTA
LOW
HIGH
SUSTA
HDDAT
SUDAT
SUSTO
BUF
SP
SCL
I
2
2
I
START Condition
I
C
C Specifications
I
2
I
2
2
2
C
C
C
I
I
I
C
I
I
2
2
2
2
2
C
C
C
C
C
SCL clock frequency
Hold time (repeated) START condition.
After this period, the first clock pulse is
generated
LOW period of the SCL clock
HIGH period of the SCL clock
Setup time for a repeated START condition 4.7
Data hold time
Data setup time
Setup time for STOP condition
BUS free time between a STOP and START
condition
Pulse width of spikes suppressed by the
input filter
S
T
HDSTAI2C
T
T
HIGHI2C
SUDATI2C
Figure 12. Definition of Timing for Fast/Standard Mode on the I
Description
T
LOWI2C
T
HDDATI2C
T
Repeated START Condition
SUSTAI2C
Min
250
Standard
4.0
4.7
4.0
4.0
4.7
0
0
Mode
Max Min Max
100
Sr
Fast Mode
100
0.6
1.3
0.6
0.6
0.6
1.3
0
0
0
400
50
Units
kbps
µs
µs
µs
µs
µs
ns
µs
µs
ns
T
SPI2C
CY8C20160, CY8C20140
CY8C20110, CY8C20180
T
Fast mode not supported for
V
SUSTOI2C
DD
2
C Bus
< 3.0 V.
STOP Condition
P
Notes
CY8C20142
T
BUFI2C
Page 27 of 39
S
[+] Feedback

Related parts for CY8C20160-SX2I